pca9541bs/03 NXP Semiconductors, pca9541bs/03 Datasheet
pca9541bs/03
Related parts for pca9541bs/03
pca9541bs/03 Summary of contents
Page 1
PCA9541 2-to-1 I Rev. 05 — 1 October 2007 1. General description The PCA9541 is a 2-to C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. ...
Page 2
... NXP Semiconductors External pull-up resistors pull the bus to the desired voltage level for each channel. All I/O pins are 6.0 V tolerant. An active LOW reset input allows the PCA9541 to be initialized. Pulling the RESET pin LOW resets the I does the internal Power-On Reset (POR) function. ...
Page 3
... Type number PCA9541D/01 PCA9541PW/01 PCA9541BS/01 PCA9541D/02 PCA9541PW/02 PCA9541BS/02 PCA9541D/03 PCA9541PW/03 PCA9541BS/03 PCA9541_5 Product data sheet 2 2-to-1 I C-bus master selector with interrupt logic and reset Description plastic small outline package; 16 leads; body width 3.9 mm plastic thin shrink small outline package; 16 leads; body width 4.4 mm plastic thermal enhanced very thin quad fl ...
Page 4
... NXP Semiconductors 6. Block diagram PCA9541 SCL_MST0 SDA_MST0 RESET POWER-ON RESET V DD SCL_MST1 SDA_MST1 INT0 INT1 Fig 1. Block diagram of PCA9541 PCA9541_5 Product data sheet 2 2-to-1 I C-bus master selector with interrupt logic and reset INPUT STOP FILTER DETECTION 2 I C-BUS CONTROL ...
Page 5
... SCL_MST1 SDA_MST1 Fig 3. Pin configuration for TSSOP16 terminal 1 index area 1 12 SCL_MST0 2 11 RESET PCA9541BS/01 PCA9541BS/ SCL_MST1 PCA9541BS/ SDA_MST1 Transparent top view Rev. 05 — 1 October 2007 PCA9541 INT0 PCA9541PW/ PCA9541PW/ PCA9541PW/03 ...
Page 6
... NXP Semiconductors 7.2 Pin description Table 3. Symbol INT0 SDA_MST0 SCL_MST0 RESET SCL_MST1 SDA_MST1 INT1 SCL_SLAVE SDA_SLAVE INT_IN V DD [1] HVQFN package die supply ground is connected to both the V pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and ...
Page 7
... NXP Semiconductors 8. Functional description Refer to 8.1 Device address Following a START condition, the upstream master that wants to control the I make a status check must send the address of the slave it is accessing. The slave address of the PCA9541 is shown in resistors are incorporated on the hardware selectable pins and they must be pulled HIGH or LOW ...
Page 8
... NXP Semiconductors • During a write operation, the PCA9541 will acknowledge bytes sent to the IE and CONTROL registers, but will not acknowledge a byte sent to the Interrupt Status Register since read-only register. The 2 LSBs of the Command Code do not roll over to ‘00’ but stay at ‘10’. ...
Page 9
... NXP Semiconductors • master was connected to the downstream bus prior to the disconnect, then an interrupt is sent on the respective interrupt output in an attempt to let that master know that longer connected to the downstream bus. This is indicated by setting the BUSLOST bit in the Interrupt Status Register. ...
Page 10
... NXP Semiconductors The MYTEST and the NMYTEST bits cause the interrupt pins of the respective masters to be activated for a ‘functional interrupt test’. Remark: The regular way to proceed is that a master asks to take the control of the bus by programming MYBUS and BUSON bits based on NMUYBUS and NBUSON values. ...
Page 11
... NXP Semiconductors Table 6. Register 0 - Interrupt Enable (IE) register bit description Legend: * default value Bit Symbol Access Value 1 BUSINITMSK R/W 0 INTINMSK R/W [1] Default values are the same for PCA9541/01, PCA9541/02, PCA9541/03. 8.3.2 Register 1: Control Register (B1:B0 = 01) The Control Register described below is identical for both the masters. Nevertheless, there are physically 2 internal Control Registers, one for each upstream channel ...
Page 12
... NXP Semiconductors Table master reads its Control Register NMYBUS [1] MYBUS and NMYBUS is an exclusive-OR type function where: Equal values (‘00’ or ‘11’) means that the master reading its Control Register has control of the bus. Different values (‘01’ or ‘10’) means that the master reading its Control Register does not have control of the bus ...
Page 13
... NXP Semiconductors Table 11. Default Control Register values Type version Master Bit 7 NTESTON TESTON PCA9541/01 MST_0 0 MST_1 0 PCA9541/02 MST_0 0 at power-up MST_1 0 PCA9541/02 MST_0 0 after STOP MST_1 0 PCA9541/03 MST_0 0 MST_1 0 Table 12 master device wants to take control of the I function of the current I Control Register. ...
Page 14
Table 12. Bus control sequence Read Control Register performed by the master Byte Status NBUSON BUSON NMYBUS MYBUS Byte [1] read Hex 0 bus off has control bus off no control bus off no ...
Page 15
... NXP Semiconductors 8.4 Interrupt Status registers The PCA9541 provides 4 different types of interrupt: • To indicate to the former I • To indicate to the new I – The bus recovery/initialization has been performed and that the downstream channel connection has been done (built-in bus recovery/initialization active). – A ‘bus not well initialized’ condition has been detected by the PCA9541 when the switch has been done (built-in bus recovery/initialization not active) ...
Page 16
... NXP Semiconductors 8.4.3 Downstream interrupt An interrupt can also be generated by a downstream device by asserting the INT_IN pin LOW. When INT_IN is asserted LOW and if both INTINMSK bits are not set to ‘1’ by either master, INT0 and INT1 both go LOW. By setting the INTINMSK bit to ‘1’ master and/or the INTINMSK bit to ‘1’ by the other master, the interrupt(s) is (are) masked and the corresponding masked channel(s) does (do) not receive an interrupt (INT0 and/or INT1 line does (do) not go LOW) ...
Page 17
... NXP Semiconductors Table 14. Register 2 - Interrupt Status (ISTAT) register bit description Legend: * default value Bit Symbol Access Value [4] 2 BUSOK R only [4] 1 BUSINIT R only [2] 0 INTIN R only [1] Default values are the same for PCA9541/01, PCA9541/02, and PCA9541/03. [2] Reading the Interrupt Status Register does not clear the MYTEST, NMYTEST or the INTIN bits. They are cleared if: ...
Page 18
... NXP Semiconductors • PCA9541/03: default ‘no channel’ (no STOP detect) After power-up and/or insertion of the device in the main I connected to the downstream channel. The device is ready to receive a START condition and its address by a master. If either register writes to its Control Register, then the connection between the upstream and the downstream channels is determined by the values on the Control Registers ...
Page 19
... NXP Semiconductors 8.7 Voltage translation The pass gate transistors of the PCA9541 are constructed such that the V be used to limit the maximum voltage that will be passed from one I (1) maximum (2) typical (3) minimum Fig 8. Pass gate voltage as a function of supply voltage Figure 8 was generated using the data specified in sheet) ...
Page 20
... NXP Semiconductors 9. Characteristics of the I 2 The I C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device ...
Page 21
... NXP Semiconductors 9.3 System configuration A device generating a message is a ‘transmitter’, a device receiving is the ‘receiver’. The device that controls the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’ (see SDA SCL MASTER ...
Page 22
... NXP Semiconductors 9.5 Bus transactions slave address START condition R/W acknowledge from slave Fig 13. Write to the Interrupt Enable and Control registers using the Auto-Increment (AI) bit Remark third data byte is sent, it will not be acknowledged by the PCA9541. slave address ...
Page 23
SDA_MST0 slave address command code register START condition R/W auto increment acknowledge from slave SCL_MST0 INT1 SCL_SLAVE SDA_SLAVE INT0 MASTER 1 ...
Page 24
... NXP Semiconductors (1) SDA_MST0 slave address START condition R/W acknowledge from slave SCL_MST0 INT1 INT0 MASTER 1 has control of the bus (1) We assume that a read of the Control register was done by MASTER 0 before this sequence and that 000x0101 was read (MASTER 1 controlling the bus) ...
Page 25
... NXP Semiconductors 10. Application design-in information 3.3 V 3.3 V Fig 17. Typical application 10.1 Specific applications The PCA9541 is a 2-to C-bus applications, where continuous maintenance and control monitoring is required even if one master fails or its controller card is removed for maintenance. The PCA9541 can also be used in other applications, such as where masters share the same resource but cannot share the same bus gatekeeper multiplexer in long single bus applications bus initialization/recovery device ...
Page 26
... NXP Semiconductors 10.2 High reliability systems In a typical multipoint application, shown in primary and back-up) are located on separate I downstream I or the PCA9541/02 for hot swap applications to provide high reliability of the I Fig 18. High reliability backplane application 2 I C-bus commands are sent via the primary or back-up master and either master can take command of the I the other master is disabled or removed from the system ...
Page 27
... NXP Semiconductors 10.3 Masters with shared resources Some masters may not be multi-master capable or some masters may not work well together and continually lock up the bus. The PCA9541 can be used to separate the masters, as shown in Field Replaceable Unit (FRU) EEPROMs or temperature sensors. Fig 20. Masters with shared resources application 10 ...
Page 28
... NXP Semiconductors Fig 21. Gatekeeper multiplexer application 10.5 Bus initialization/recovery to initialize slaves without hardware reset 2 If the I C-bus is hung, I and Slave 2 in PCA9541/03 disconnects the bus when it is reset via the hardware reset line, restoring the master's control of the rest of the bus (for example, Slave 0). The bus master can then ...
Page 29
... NXP Semiconductors 11. Limiting values Table 15. In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V Symbol tot T stg T amb [1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 C ...
Page 30
... NXP Semiconductors 12. Static characteristics Table 16. Static characteristics ( Symbol Parameter Supply V supply voltage DD I supply current DD I standby current stb V power-on reset voltage POR Input SCL_MSTn; input/output SDA_MSTn (upstream and downstream channels) V LOW-level input voltage IL V HIGH-level input voltage ...
Page 31
... NXP Semiconductors Table 17. Static characteristics ( Symbol Parameter Supply V supply voltage DD I supply current DD I standby current stb V power-on reset voltage POR Input SCL_MSTn; input/output SDA_MSTn (upstream and downstream channels) V LOW-level input voltage IL V HIGH-level input voltage ...
Page 32
... NXP Semiconductors 13. Dynamic characteristics Table 18. Dynamic characteristics Symbol Parameter t propagation delay PD f SCL clock frequency SCL f SCL clock frequency SCL(init/rec) (bus initialization/bus recovery) t bus free time between a STOP and BUF START condition t hold time (repeated) START condition HD;STA t LOW period of the SCL clock ...
Page 33
... NXP Semiconductors [ total capacitance of one bus line in pF. b [5] Measurements taken with 1 k pull-up resistor and 50 pF load. [6] Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions. [7] Upon reset, the full delay will be the sum of t ...
Page 34
... NXP Semiconductors START SCL SDA RESET 50 % LEDx Fig 25. Definition of RESET timing 14. Test information Fig 26. Test circuitry for switching times PCA9541_5 Product data sheet 2 2-to-1 I C-bus master selector with interrupt logic and reset REC;STA V I PULSE GENERATOR Definitions test circuit Load resistance ...
Page 35
... NXP Semiconductors 15. Package outline SO16: plastic small outline package; 16 leads; body width 3 pin 1 index 1 DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.25 1.45 mm 1.75 0.25 0.10 1.25 0.010 0.057 inches 0.069 0.01 0.004 0.049 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...
Page 36
... NXP Semiconductors TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...
Page 37
... NXP Semiconductors HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 0.85 mm terminal 1 index area terminal 1 index area DIMENSIONS (mm are the original dimensions) (1) A UNIT max. 0.05 0. 0.2 0.00 0.23 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. ...
Page 38
... NXP Semiconductors 16. Soldering This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description” . 16.1 Introduction to soldering Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits ...
Page 39
... NXP Semiconductors 16.4 Reflow soldering Key characteristics in reflow soldering are: • Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see reducing the process window • Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board • ...
Page 40
... NXP Semiconductors Fig 30. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 17. Abbreviations Table 21. Acronym AI CDM DUT EEPROM ESD FRU HBM 2 I C-bus MM POR RC SMBus PCA9541_5 ...
Page 41
... Release date PCA9541_5 20071001 • Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Section 1 “General • Table 1 “Ordering • ...
Page 42
... For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail ...
Page 43
... NXP Semiconductors 21. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 3 5 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 7 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 7.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 7.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6 8 Functional description . . . . . . . . . . . . . . . . . . . 7 8.1 Device address . . . . . . . . . . . . . . . . . . . . . . . . . 7 8.2 Command Code . . . . . . . . . . . . . . . . . . . . . . . . 7 8.3 Interrupt Enable and Control registers description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 8.3.1 Register 0: Interrupt Enable (IE) register (B1: ...