pca9574 NXP Semiconductors, pca9574 Datasheet - Page 13

no-image

pca9574

Manufacturer Part Number
pca9574
Description
8-bit I2c-bus And Smbus, Level Translating, Low Voltage Gpio With Reset And Interrupt
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca9574BS
Manufacturer:
NXP
Quantity:
6 841
Part Number:
pca9574BS
Manufacturer:
NXP
Quantity:
11 162
Part Number:
pca9574BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9574BS
0
Company:
Part Number:
pca9574BS
Quantity:
690
Company:
Part Number:
pca9574BS
Quantity:
6 000
Part Number:
pca9574HR115
Manufacturer:
NXP Semiconductors
Quantity:
1 975
Part Number:
pca9574PW
Manufacturer:
NXP
Quantity:
1 317
Part Number:
pca9574PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9574PWЈ¬112
Manufacturer:
NXP
Quantity:
2 400
NXP Semiconductors
PCA9574_1
Product data sheet
Fig 9.
SDA
SCL
System configuration
TRANSMITTER/
RECEIVER
MASTER
8.2 System configuration
8.3 Acknowledge
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold
time must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Fig 10. Acknowledgement on the I
RECEIVER
SLAVE
SCL from master
by transmitter
data output
by receiver
data output
TRANSMITTER/
Rev. 01 — 15 May 2008
RECEIVER
condition
8-bit I
START
SLAVE
S
2
C-bus and SMBus, level translating, low voltage GPIO
Figure
2
C-bus
TRANSMITTER
1
9).
MASTER
2
TRANSMITTER/
RECEIVER
MASTER
acknowledgement
not acknowledge
SLAVE
clock pulse for
acknowledge
8
MULTIPLEXER
PCA9574
© NXP B.V. 2008. All rights reserved.
002aaa987
I
2
9
C-BUS
002aaa966
13 of 27

Related parts for pca9574