mc68hc912dg128 Freescale Semiconductor, Inc, mc68hc912dg128 Datasheet - Page 360

• Manufacturer Part Number: mc68hc912dg128
• Description: M68hc12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Development Support
Technical Data
360
SPEEDUP PULSE
START OF BIT TIME
DRIVE TO
BKGD PIN
BKGD PIN
B CLOCK
(TARGET
TARGET MCU
HOST
DRIVE AND
MCU)
PERCEIVED
Figure 18-3. BDM Target to Host Serial Bit Timing (Logic 0)
Figure 18-2
MC68HC912DG128 MCU. Since the host is asynchronous to the target
MCU, there is a 0-to-1 cycle delay from the host-generated falling edge
on BKGD to the perceived start of the bit time in the target MCU. The
host holds the BKGD pin low long enough for the target to recognize it
(at least two target B cycles). The host must release the low drive before
the target MCU drives a brief active-high speed-up pulse seven cycles
after the perceived start of the bit time. The host should sample the bit
level about ten cycles after it started the bit time.
Figure 18-3
MC68HC912DG128 MCU. Since the host is asynchronous to the target
MCU, there is a 0-to-1 cycle delay from the host-generated falling edge
on BKGD to the start of the bit time as perceived by the target MCU. The
host initiates the bit time but the target MC68HC912DG128 finishes it.
Since the target wants the host to receive a logic zero, it drives the
BKGD pin low for 13 B-clock cycles, then briefly drives it high to speed
up the rising edge. The host samples the bit level about ten cycles after
starting the bit time.
Freescale Semiconductor, Inc.
For More Information On This Product,
10 CYCLES
shows the host receiving a logic one from the target
shows the host receiving a logic zero from the target
Go to: www.freescale.com
Development Support
10 CYCLES
HIGH-IMPEDANCE
HOST SAMPLES
BKGD PIN
SPEEDUP PULSE
MC68HC912DG128 — Rev 3.0
EARLIEST
START OF
NEXT BIT
MOTOROLA