spc560p50l3 STMicroelectronics, spc560p50l3 Datasheet - Page 20

no-image

spc560p50l3

Manufacturer Part Number
spc560p50l3
Description
32-bit Power Architecture? Based Mcu For Chassis & Safety Applications
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SPC560P50L3
Manufacturer:
ST
0
Part Number:
spc560p50l3B1ABR
Manufacturer:
ST
0
Part Number:
spc560p50l3BEABR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
spc560p50l3BEABR
Manufacturer:
ST
0
Part Number:
spc560p50l3BEABY
Manufacturer:
ST
0
Part Number:
spc560p50l3CEFAR
0
Part Number:
spc560p50l3CEFAY
Manufacturer:
NSC
Quantity:
2 582
Part Number:
spc560p50l3CEFAY
Manufacturer:
ST
Quantity:
20 000
Part Number:
spc560p50l3CEFBR
Manufacturer:
ST
Quantity:
20 000
Part Number:
spc560p50l3CEFBY
Manufacturer:
ST
Quantity:
20 000
Overview of the SPC560Px
3.2.22
3.2.23
20/31
Deserial Serial Peripheral Interface (DSPI) module
The Deserial Serial Peripheral Interface (DSPI) module provides a synchronous serial
interface for communication between the SPC560Px MCU and external devices.
The DSPI modules provide these features:
FlexPWM
The Pulse Width Modulator Module (PWM) contains four PWM submodules, each capable
of controlling a single half-bridge power stage. There are also four fault channels.
This PWM is capable of controlling most motor types: AC Induction Motors (ACIM),
Permanent Magnet AC motors (PMAC), both brushless (BLDC) and Brush DC motors
(BDC), switched (SRM) and Variable Reluctance Motors (VRM), and stepper motors.
Full duplex, synchronous transfers
Master or slave operation
Programmable master bit rates
Programmable clock polarity and phase
End-of-transmission interrupt flag
Programmable transfer baud rate
Programmable data frames from 4 to 16 bits
Up to 8 chip select lines available, depending on package and pin multiplexing,
enable12 external devices to be selected using external multiplexing from a single
DSPI
8 clock and transfer attributes registers
Chip select strobe available as alternate function on one of the chip select pins for
deglitching
FIFOs for buffering up to 5 transfers on the transmit and receive side
Queueing operation possible through use of the eDMA
General purpose I/O functionality on pins when not used for SPI
Doc ID 13950 Rev 5
SPC560P44Lx, SPC560P50Lx

Related parts for spc560p50l3