spc560p50l3 STMicroelectronics, spc560p50l3 Datasheet - Page 24

no-image

spc560p50l3

Manufacturer Part Number
spc560p50l3
Description
32-bit Power Architecture? Based Mcu For Chassis & Safety Applications
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SPC560P50L3
Manufacturer:
ST
0
Part Number:
spc560p50l3B1ABR
Manufacturer:
ST
0
Part Number:
spc560p50l3BEABR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
spc560p50l3BEABR
Manufacturer:
ST
0
Part Number:
spc560p50l3BEABY
Manufacturer:
ST
0
Part Number:
spc560p50l3CEFAR
0
Part Number:
spc560p50l3CEFAY
Manufacturer:
NSC
Quantity:
2 582
Part Number:
spc560p50l3CEFAY
Manufacturer:
ST
Quantity:
20 000
Part Number:
spc560p50l3CEFBR
Manufacturer:
ST
Quantity:
20 000
Part Number:
spc560p50l3CEFBY
Manufacturer:
ST
Quantity:
20 000
Overview of the SPC560Px
3.2.28
3.2.29
24/31
These are the key parameters of the junction temperature sensor:
Nexus Development Interface (NDI)
The NDI block provides real-time development support capabilities for the SPC560Px Power
Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This
development support is supplied for MCUs without requiring external address and data pins
for internal visibility. The NDI block is an integration of several individual Nexus blocks that
are selected to provide the development support interface for this device. The NDI block
interfaces to the host processor and internal busses to provide development support as per
the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes
access to the MCUs internal memory map and access to the processors internal registers
during run time.
The Nexus Interface provides the following features:
IEEE 1149.1 JTAG controller
The JTAG Controller (JTAGC) block provides the means to test chip functionality and
connectivity while remaining transparent to system logic when not in test mode. All data
input to and output from the JTAGC block is communicated in serial format. The JTAGC
block is compliant with the IEEE standard.
Nominal temperature range from –40 °C to 150 °C
Calibrated sensor accuracy:
Configured via the IEEE 1149.1
All Nexus port pins operate at V
Nexus 2+ features supported
Auxiliary output port
Auxiliary Input Port
±10 °C, –40 to 25 °C ambient
±7 °C, 25 to 125 °C ambient
Static debug
Watchpoint messaging
Ownership trace messaging
Program trace messaging
Real time read/write of any internally memory mapped resources through JTAG
pins
Overrun control, which selects whether to stall before Nexus overruns or keep
executing and allow overwrite of information
Watchpoint triggering, watchpoint triggers program tracing
4 MDO (Message Data Out) pins
MCKO (Message Clock Out) pin
2 MSEO (Message Start/End Out) pins
EVTO (Event Out) pin
1 EVTI (Event In) pin
Doc ID 13950 Rev 5
DDIO
(no dedicated power supply)
SPC560P44Lx, SPC560P50Lx

Related parts for spc560p50l3