isp1504c NXP Semiconductors, isp1504c Datasheet - Page 11

no-image

isp1504c

Manufacturer Part Number
isp1504c
Description
Ulpi Hi-speed Universal Serial Bus On-the-go Transceiver
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1504c1ETTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1504cBS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
isp1504cBSFA
Manufacturer:
NXP
Quantity:
6 041
Part Number:
isp1504cBSFA
Manufacturer:
ST
0
Part Number:
isp1504cBSTM
Manufacturer:
ST
0
NXP Semiconductors
ISP1504A_ISP1504C_1
Product data sheet
7.9.3 RREF
7.9.4 DP and DM
7.9.5 FAULT
7.9.6 ID
7.9.7 CPGND
If the ISP1504 CLOCK pin is configured as an input, the V
at the same time as the V
V
Resistor reference analog I/O pin. A resistor, R
and GND, as shown in
biases internal analog circuitry. Less accurate resistors cannot be used and will render the
ISP1504 unusable.
The DP (data plus) and DM (data minus) are USB differential data pins. These must be
connected to the D+ and D pins of the USB receptacle.
If an external V
circuit can be connected to the ISP1504 FAULT input pin. The ISP1504 will inform the link
of V
must:
If the FAULT pin is not used, it is recommended to connect to GND.
For OTG implementations, the ID (identification) pin is connected to the ID pin of the
mini-USB receptacle. As defined in On-The-Go Supplement to the USB 2.0 Specification
Rev. 1.2 , the ID pin dictates the initial role of the link. If ID is detected as HIGH, the link
must assume the role of a peripheral. If ID is detected as LOW, the link must assume a
host role. Roles can be swapped at a later time by using HNP.
If the ISP1504 is not used as an OTG PHY, but as a standard USB host or peripheral PHY,
the ID pin must be connected to ground.
CPGND indicates the analog ground for the on-board charge pump. CPGND must always
be connected to ground, even when the charge pump is not used.
CC
, input clock mode stability cannot be guaranteed.
CHIP_SELECT_N
CLOCK
DATA[7:0]
DIR
NXT
RESET_N
STP
BUS
Set the USE_EXT_VBUS_IND register bit to logic 1.
Set the polarity of the external fault signal using the IND_COMPL register bit.
Set the IND_PASSTHRU register bit to logic 1.
fault events by sending RXCMDs on the ULPI bus. To use the FAULT pin, the link
BUS
overcurrent or fault circuit is used, the output fault indicator of that
Rev. 01 — 19 October 2006
Section
CC
power. If the V
16. This provides an accurate voltage reference that
CC(I/O)
ISP1504A; ISP1504C
RREF
power input is delayed with respect to
, must be connected between RREF
ULPI HS USB OTG transceiver
CC(I/O)
power must be provided
© NXP B.V. 2006. All rights reserved.
11 of 84

Related parts for isp1504c