isp1563 NXP Semiconductors, isp1563 Datasheet - Page 37

no-image

isp1563

Manufacturer Part Number
isp1563
Description
Hi-speed Universal Serial Bus Pci Host Controller
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
isp1563BM
Manufacturer:
BROADCOM
Quantity:
9 240
Company:
Part Number:
isp1563BM
Quantity:
5
Part Number:
isp1563BMGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1563BMGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
isp1563BMUM
Manufacturer:
NXP
Quantity:
670
Part Number:
isp1563BMUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 44.
Address: Content of the base address register + 00h
Table 45.
Address: Content of the base address register + 04h
[1]
Table 46.
Address: Content of the base address register + 04h
ISP1563_2
Product data sheet
Bit
31 to 9
8
7 to 0
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
31 to 11
10
The reserved bits should always be written with the reset value.
HcRevision - Host Controller Revision register bit description
HcControl - Host Controller Control register bit allocation
HcControl - Host Controller Control register bit description
Symbol
reserved
L
REV[7:0]
Symbol
reserved
RWE
11.1.2 HcControl register
R/W
R/W
R/W
R/W
31
23
15
0
0
0
7
0
HCFS[1:0]
This register defines the operating modes for the Host Controller. All the fields in this
register, except for HCFS and RWC, are modified only by the HCD. The bit allocation is
given in
Description
-
Legacy:
0 — Does not support legacy devices.
1 — Supports legacy keyboard and mouse.
Revision: This read-only field contains the BCD representation of the version of the HCI
specification that is implemented by this Host Controller. For example, a value of 11h
corresponds to version 1.1. All of the Host Controller implementations that are compliant with this
specification must have a value of 10h.
Description
-
Remote Wake-up Enable: This bit is used by the HCD to enable or disable the remote wake-up
feature on detecting upstream resume signaling. When this bit and RD (bit 3 in the
HcInterruptStatus register) are set, a remote wake-up is signaled to the host system. Setting this
bit has no impact on the generation of hardware interrupt.
R/W
R/W
R/W
R/W
30
22
14
0
0
0
6
0
Table
45.
reserved
R/W
R/W
R/W
R/W
BLE
29
21
13
0
0
0
5
0
Rev. 02 — 15 March 2007
[1]
R/W
R/W
R/W
CLE
R/W
28
20
12
0
0
0
4
0
reserved
reserved
[1]
[1]
R/W
R/W
R/W
R/W
27
19
11
IE
0
0
0
3
0
RWE
R/W
R/W
R/W
PLE
R/W
26
18
10
0
0
0
2
0
HS USB PCI Host Controller
RWC
R/W
R/W
R/W
R/W
25
17
0
0
9
0
1
0
© NXP B.V. 2007. All rights reserved.
CBSR[1:0]
ISP1563
R/W
R/W
R/W
R/W
37 of 102
24
16
IR
0
0
8
0
0
0

Related parts for isp1563