lan9312 Standard Microsystems Corp., lan9312 Datasheet - Page 273
lan9312
Manufacturer Part Number
lan9312
Description
Lan9312 High Performance Two Port 10/100 Managed Ethernet Switch With 32-bit Non-pci Cpu Interface
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9312.pdf
(458 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lan9312-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
lan9312-NZW
Manufacturer:
Standard
Quantity:
143
Company:
Part Number:
lan9312-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
- Current page: 273 of 458
- Download datasheet (6Mb)
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9312
BITS
7:6
1:0
5
4
3
2
BackOff Limit (BOLMT)
The BOLMT bits allow the user to set the back-off limit in a relaxed or
aggressive mode. According to IEEE 802.3, the Host MAC has to wait for a
random number [r] of slot-times(see note) after it detects a collision, where:
(eq.1)0 < r <
The exponent K is dependent on how many times the current frame to be
transmitted has been retried, as follows:
(eq.2)K = min (n, 10) where n is the current number of retries.
If a frame has been retried three times, then K = 3 and r= 8 slot-times
maximum. If it has been retried 12 times, then K = 10, and r = 1024 slot-
times maximum.
An LFSR (linear feedback shift register) 20-bit counter emulates a 20 bit
random number generator, from which r is obtained. Once a collision is
detected, the number of the current retry of the current frame is used to
obtain K (eq.2). This value of K translates into the number of bits to use from
the LFSR counter. If the value of K is 3, the Host MAC takes the value in
the first three bits of the LFSR counter and uses it to count down to zero on
every slot-time. This effectively causes the Host MAC to wait eight slot-
times. To give the user more flexibility, the BOLMT value forces the number
of bits to be used from the LFSR counter to a predetermined value as in the
table below.
Thus, if the value of K = 10, the Host MAC will look at the BOLMT if it is 00b,
then use the lower ten bits of the LFSR counter for the wait countdown. If the BOLMT
is 10b, then it will only use the value in the first four bits for the wait countdown,
etc.
Note:
Deferral Check (DFCHK)
When set, enables the deferral check in the Host MAC. The Host MAC will
abort the transmission attempt if it has deferred for more than 24,288 bit
times. Deferral starts when the transmitter is ready to transmit, but is
prevented from doing so because the CRS is active. Deferral time is not
cumulative. If the transmitter defers for 10,000 bit times, then transmits,
collides, backs off, and then has to defer again after completion of back-off,
the deferral timer resets to 0 and restarts. When this bit is cleared, the
deferral check is disabled in the Host MAC and the Host MAC defers
indefinitely.
RESERVED
Transmitter enable (TXEN)
When set, the Host MAC’s transmitter is enabled and it will transmit frames
from the buffer.
When cleared, the Host MAC’s transmitter is disabled and will not transmit
any frames.
Receiver Enable (RXEN)
When set, the Host MAC’s receiver is enabled and will receive frames.
When cleared, the MAC’s receiver is disabled and will not receive any
frames.
RESERVED
Slot-time = 512 bit times. (See IEEE 802.3 Spec., sections 4.2.3.25
and 4.4.2.1)
2
K
BOLMT Value
00b
01b
10b
11b
DESCRIPTION
DATASHEET
# Bits Used from LFSR Counter
273
10
8
4
1
TYPE
R/W
R/W
R/W
R/W
RO
RO
Revision 1.2 (04-08-08)
DEFAULT
0b
0b
0b
0b
-
-
Related parts for lan9312
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Interface, Integrated USB2.0 Compatible 3-Port Hub
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Lan91c100fd Rev. B Feast Fast Ethernet Controller With Full Duplex Capability
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Feast ? Ast Ethernet Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Com20022i 10 Mbps Arcnet Ansi 878.1 Controller With 2k X 8 On-chip Ram
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Lpc47n207 Lpc Super I/o Irda Hot Docking Chip With Uart Data Brief
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Advanced I/o With X-bus Interface
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Fdc37m707 Enhanced Super I/o Controller With Wake-up Features
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Twenty Pin Uart Tpuart Corporation
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Enhanced Small Device Interface Controller
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Emc1001 1.5?c Smbus Temperature Sensor In Miniature Sot-23
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Beta Compensation And Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Multiple Temperature Sensor With Beta Compensation And Hottest Of Thermal Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Resistance Error Correction & Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet: