psd813f3 STMicroelectronics, psd813f3 Datasheet - Page 11

no-image

psd813f3

Manufacturer Part Number
psd813f3
Description
Flash In-system Programmable Isp Peripherals For 8-bit Mcus
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
psd813f3-15J
Manufacturer:
WSI
Quantity:
8
Part Number:
psd813f3-A-15
Manufacturer:
WSI
Quantity:
20 000
Part Number:
psd813f3-A-15J
Manufacturer:
WSi
Quantity:
37
Part Number:
psd813f3-A-15J
Manufacturer:
ST
0
Part Number:
psd813f3-A-15U
Manufacturer:
ST
0
Part Number:
psd813f3-A-90J
Manufacturer:
HAR
Quantity:
2
Part Number:
psd813f3-A-90U
Manufacturer:
WSI
Quantity:
6
Part Number:
psd813f3-A-90U
Manufacturer:
ST
0
Part Number:
psd813f3-A15J
Manufacturer:
WSI
Quantity:
2
Part Number:
psd813f3A-90JI
Manufacturer:
ST
0
Part Number:
psd813f3A-90JI ALLNEW
Manufacturer:
ST
0
Part Number:
psd813f3VA-15J
Manufacturer:
WSI
Quantity:
20 000
Pin Name
Reset
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
PC0
PC1
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
Pin
48
29
28
27
25
24
23
22
21
52
51
20
19
7
6
5
4
3
2
Type
I/O
I/O
I/O
I/O
I
Resets I/O Ports, PLD macrocells and some of the Configuration Registers. Must be Low
at Power-up.
These pins make up Port A. These port pins are configurable and can have the following
functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellAB0-7) outputs.
Inputs to the PLDs.
Latched address outputs (see Table 6).
Address inputs. For example, PA0-3 could be used for A0-A3 when using an 80C51XA in
burst mode.
As the data bus inputs D0-D7 for non-multiplexed address/data bus MCUs.
D0/A16-D3/A19 in M37702M2 mode.
Peripheral I/O mode.
Note: PA0-PA3 can only output CMOS signals with an option for high slew rate. However,
PA4-PA7 can be configured as CMOS or Open Drain Outputs.
These pins make up Port B. These port pins are configurable and can have the following
functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellAB0-7 or McellBC0-7) outputs.
Inputs to the PLDs.
Latched address outputs (see Table 6).
Note: PB0-PB3 can only output CMOS signals with an option for high slew rate.
However, PB4-PB7 can be configured as CMOS or Open Drain Outputs.
PC0 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC0) output.
Input to the PLDs.
TMS Input
This pin can be configured as a CMOS or Open Drain output.
PC1 pin of Port C. This port pin can be configured to have the following functions:
MCU I/O – write to or read from a standard output or input port.
CPLD macrocell (McellBC1) output.
Input to the PLDs.
TCK Input
This pin can be configured as a CMOS or Open Drain output.
2
2
for the JTAG Serial Interface.
for the JTAG Serial Interface.
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
Description
11/110

Related parts for psd813f3