psd813f3 STMicroelectronics, psd813f3 Datasheet - Page 65
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
psd813f3
Manufacturer Part Number
psd813f3
Description
Flash In-system Programmable Isp Peripherals For 8-bit Mcus
Manufacturer
STMicroelectronics
Datasheet
1.PSD813F3.pdf
(110 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
psd813f3-15J
Manufacturer:
WSI
Quantity:
8
Part Number:
psd813f3-A-15
Manufacturer:
WSI
Quantity:
20 000
Company:
Part Number:
psd813f3-A-15J
Manufacturer:
WSi
Quantity:
37
Company:
Part Number:
psd813f3-A-90J
Manufacturer:
HAR
Quantity:
2
Company:
Part Number:
psd813f3-A-90U
Manufacturer:
WSI
Quantity:
6
Company:
Part Number:
psd813f3-A15J
Manufacturer:
WSI
Quantity:
2
Part Number:
psd813f3VA-15J
Manufacturer:
WSI
Quantity:
20 000
Table 30. Power Management Mode Registers PMMR0 (Note 1)
Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (RESET) pulses do not clear the registers.
Table 31. Power Management Mode Registers PMMR2 (Note 1)
Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (RESET) pulses do not clear the registers.
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
X
APD Enable
X
PLD Turbo
PLD Array clk
PLD MCell clk
X
X
X
X
PLD Array
CNTL0
PLD Array
CNTL1
PLD Array
CNTL2
PLD Array
ALE
PLD Array
DBE
X
0
0 = off Automatic Power-down (APD) is disabled.
1 = on Automatic Power-down (APD) is enabled.
0
0 = on PLD Turbo mode is on
1 = off PLD Turbo mode is off, saving power.
0 = on
1 = off CLKIN (PD1) input to PLD AND Array is disconnected, saving power.
0 = on CLKIN (PD1) input to the PLD macrocells is connected.
1 = off CLKIN (PD1) input to PLD macrocells is disconnected, saving power.
0
0
0
0
0 = on Cntl0 input to the PLD AND Array is connected.
1 = off Cntl0 input to PLD AND Array is disconnected, saving power.
0 = on Cntl1 input to the PLD AND Array is connected.
1 = off Cntl1 input to PLD AND Array is disconnected, saving power.
0 = on Cntl2 input to the PLD AND Array is connected.
1 = off Cntl2 input to PLD AND Array is disconnected, saving power.
0 = on ALE input to the PLD AND Array is connected.
1 = off ALE input to PLD AND Array is disconnected, saving power.
0 = on DBE input to the PLD AND Array is connected.
1 = off DBE input to PLD AND Array is disconnected, saving power.
0
Not used, and should be set to zero.
Not used, and should be set to zero.
CLKIN (PD1) input to the PLD AND Array is connected. Every change of CLKIN
(PD1) Powers-up the PLD when Turbo Bit is ’0.’
Not used, and should be set to zero.
Not used, and should be set to zero.
Not used, and should be set to zero.
Not used, and should be set to zero.
Not used, and should be set to zero.
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
65/110