tc94a58fg TOSHIBA Semiconductor CORPORATION, tc94a58fg Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/6/670/toshiba_semiconductor_corporation_sml.jpg)
tc94a58fg
Manufacturer Part Number
tc94a58fg
Description
Single-chip Cd Processor With Built-in Controller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet
1.TC94A58FG.pdf
(21 pages)
Pin
No.
35
36
37
38
39
40
43
41
42
Symbol
RFGC
TEBC
CV
CV
DMO
FMO
SEL
XO
XI
DD
SS
CD processor control
Crystal oscillator pins
Power supply pins
input/output pin
Pin Name
Control signal output pin for adjusting RF
amplitude. Drives three-level PWM signal
(PWM carrier = 88.2 kHz).
Tracking balance control signal output pin.
Drives three-level PWM signal
(PWM carrier = 88.2 kHz).
APC circuit ON/OFF signal output pin. When
laser is turned on, this pin will be in a
high-impedance state.
Feed equalizer output pin. Drives three-level
PWM signal (PWM carrier = 88.2 kHz).
Disc equalizer output pin. Drives three-level
PWM signal (PWM carrier = 88.2 kHz).
Logic power supply pins for the CD processor
block and 16.9344-MHz dedicated crystal
oscillator. Normally, the same power supply as
that for the MV
In CD standby mode, current dissipation
decreases.
Input/output pins for the CD
processor-dedicated crystal oscillator. Connect
a 16.9344-MHz crystal oscillator. This clock is
used as the CD processor system clock and
controller system clock. Upon a system reset,
this clock is supplied as the controller system
clock and starts the CPU.
The crystal oscillator can be stopped by
program. If the 75/32.768-kHz or external CPU
clock is selected as the controller system clock,
the CD processor oscillator is stopped by
program when the CD processor is turned off.
(Note) When switching the controller system
clock from the controller oscillator to the
CD crystal oscillator, make sure that the
CD crystal oscillator is sufficiently
stable.
Function and Operation
12
DD
and MV
SS
pins is connected.
XO
XI
R
R
Remarks
TC94A58FG
out3
out3
R
R
AV
fXT1
2005-12-7
out1
V
V
AV
AV
REF
REF
DD
CV
CV
CV
CV
DD
DD
DD
SS
SS
DD