p89lpc9351 NXP Semiconductors, p89lpc9351 Datasheet - Page 24

no-image

p89lpc9351

Manufacturer Part Number
p89lpc9351
Description
8-bit Microcontroller With Accelerated Two-clock 80c51 Core 8 Kb 3 V Byte-erasable ?ash With 8-bit Adc
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
p89lpc9351FA,112
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
p89lpc9351FA,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
P89LPC9351_1
Preliminary data sheet
Fig 5.
Block diagram of oscillator control
(7.3728 MHz/14.7456 MHz
WITH CLOCK DOUBLER
7.10 CCLK wake-up delay
7.11 CCLK modification: DIVM register
7.12 Low power select
XTAL1
XTAL2
RC OSCILLATOR
(400 kHz
The P89LPC9351 has an internal wake-up timer that delays the clock until it stabilizes
depending on the clock source used. If the clock source is any of the three crystal
selections (low, medium and high frequencies) the delay is 1024 OSCCLK cycles plus
60 s to 100 s. If the clock source is the internal RC oscillator, the delay is 200 s to
300 s. If the clock source is watchdog oscillator or external clock, the delay is
32 OSCCLK cycles.
The OSCCLK frequency can be divided down up to 510 times by configuring a dividing
register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the
CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can
retain the ability to respond to events that would not exit Idle mode by executing its normal
program at a lower rate. This can also allow bypassing the oscillator start-up time in cases
where Power-down mode would otherwise be used. The value of DIVM may be changed
by the program at any time without interrupting code execution.
The P89LPC9351 is designed to run at 18 MHz (CCLK) maximum. However, if CCLK is
8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to lower the power
consumption further. On any reset, CLKLP is logic 0 allowing highest performance
access. This bit can then be set in software if CCLK is running at 8 MHz or slower.
OSCILLATOR
WATCHDOG
MEDIUM FREQUENCY
HIGH FREQUENCY
LOW FREQUENCY
5 %)
1 %)
TIMER 0 AND
RCCLK
TIMER 1
Rev. 01 — 19 November 2008
I
2
C-BUS
OSCCLK
PCLK
DIVM
SPI
CCLK
PCLK
8-bit microcontroller with 8-bit ADC
2
UART
P89LPC9351
ADC1
ADC0
WDT
RTC
CPU
32
CCU
PLL
002aad559
© NXP B.V. 2008. All rights reserved.
24 of 74

Related parts for p89lpc9351