mc9s12xs128 Freescale Semiconductor, Inc, mc9s12xs128 Datasheet - Page 166

no-image

mc9s12xs128

Manufacturer Part Number
mc9s12xs128
Description
Hcs12 Microcontrollers 16-bit Automotive Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12xs128CAA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s12xs128CAA
Quantity:
37
Part Number:
mc9s12xs128CAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
3 050
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
3 050
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
5 630
Part Number:
mc9s12xs128MAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAA
0
Part Number:
mc9s12xs128MAA 1M04M
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAE
Manufacturer:
INITIO
Quantity:
3 310
Part Number:
mc9s12xs128MAL
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s12xs128VAA
Quantity:
58
Interrupt (S12XINTV2)
4.5.3
4.5.3.1
Every I bit maskable interrupt request which is configured to be handled by the CPU is capable of waking
the MCU from stop or wait mode. To determine whether an I bit maskable interrupts is qualified to wake
up the CPU or not, the same settings as in normal run mode are applied during stop or wait mode:
The X bit maskable interrupt request can wake up the MCU from stop or wait mode at anytime, even if the
X bit in CCR is set. If the X bit maskable interrupt request is used to wake-up the MCU with the X bit in
the CCR set, the associated ISR is not called. The CPU then resumes program execution with the
instruction following the WAI or STOP instruction. This features works following the same rules like any
interrupt request, i.e. care must be taken that the X interrupt request used for wake-up remains active at
least until the system begins execution of the instruction following the WAI or STOP instruction;
otherwise, wake-up may not occur.
4.5.3.2
Interrupt request channels which are configured to be handled by the XGATE module are capable of
waking up the XGATE module. Interrupt request channels handled by the XGATE module do not affect
the state of the CPU.
166
Processing Levels
If the I bit in the CCR is set, all I bit maskable interrupts are masked from waking up the MCU.
An I bit maskable interrupt is ignored if it is configured to a priority level below or equal to the
current IPL in CCR.
I bit maskable interrupt requests which are configured to be handled by the XGATE module are not
capable of waking up the CPU.
Stacked IPL
IPL in CCR
Wake Up from Stop or Wait Mode
CPU Wake Up from Stop or Wait Mode
XGATE Wake Up from Stop or Wait Mode
7
6
5
4
3
2
1
0
Reset
0
Figure 4-14. Interrupt Processing Example
S12XS Family Reference Manual, Rev. 1.10
L4
0
4
L7
0
4
7
L1 (Pending)
L3 (Pending)
RTI
0
4
RTI
0
3
RTI
Freescale Semiconductor
0
1
RTI
0

Related parts for mc9s12xs128