mc9s12xs128 Freescale Semiconductor, Inc, mc9s12xs128 Datasheet - Page 421

no-image

mc9s12xs128

Manufacturer Part Number
mc9s12xs128
Description
Hcs12 Microcontrollers 16-bit Automotive Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12xs128CAA
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s12xs128CAA
Quantity:
37
Part Number:
mc9s12xs128CAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
3 050
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
3 050
Part Number:
mc9s12xs128CAL
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
5 630
Part Number:
mc9s12xs128MAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12xs128MAA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAA
0
Part Number:
mc9s12xs128MAA 1M04M
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12xs128MAE
Manufacturer:
INITIO
Quantity:
3 310
Part Number:
mc9s12xs128MAL
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc9s12xs128VAA
Quantity:
58
14.4.5.5
This module allows to check for collisions on the LIN bus.
If the bit error circuit is enabled (BERRM[1:0] = 0:1 or = 1:0]), the error detect circuit will compare the
transmitted and the received data stream at a point in time and flag any mismatch. The timing checks run
when transmitter is active (not idle). As soon as a mismatch between the transmitted data and the received
data is detected the following happens:
If the bit error detect feature is disabled, the bit error interrupt flag is cleared.
Freescale Semiconductor
Output Transmit
Input Receive
Bit Error
Shift Register
Shift Register
The next bit transmitted will have a high level (TXPOL = 0) or low level (TXPOL = 1)
The transmission is aborted and the byte in transmit buffer is discarded.
the transmit data register empty and the transmission complete flag will be set
The bit error interrupt flag, BERRIF, will be set.
No further transmissions will take place until the BERRIF is cleared.
LIN Transmit Collision Detection
The RXPOL and TXPOL bit should be set the same when transmission
collision detect feature is enabled, otherwise the bit error interrupt flag may
be set incorrectly.
Receive Shift
Register
Transmit Shift
Register
Compare
Sample
Point
0
1
2
Figure 14-19. Timing Diagram Bit Error Detection
3
Synchronizer Stage
Figure 14-18. Collision Detect Principle
S12XS Family Reference Manual, Rev. 1.10
4
BERRM[1:0] = 0:1
5
Bus Clock
6
7
Compare Sample Points
NOTE
8
9
RXD Pin
TXD Pin
10
11
BERRM[1:0] = 1:1
12
13
Serial Communication Interface (S12SCIV5)
14
LIN Physical Interface
15
0
LIN Bus
421

Related parts for mc9s12xs128