xr20m1280 Exar Corporation, xr20m1280 Datasheet - Page 37

no-image

xr20m1280

Manufacturer Part Number
xr20m1280
Description
I2c/spi Uart With 128-byte Fifo And Integrated Level Shifters
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr20m1280IL24-F
Manufacturer:
EXAR
Quantity:
800
Part Number:
xr20m1280IL24-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
xr20m1280IL32-F
Manufacturer:
Exar
Quantity:
490
Part Number:
xr20m1280IL40-F
Manufacturer:
Intersil
Quantity:
308
REV. P1.1.1
LCR[6]: Transmit Break Enable
When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a
“space’, logic 0, state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL/DLM/DLD) enable.
The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.
MCR[0]: DTR# Output
The DTR# pin is a modem control output. If the modem interface is not used, this output may be used as a
general purpose output.
MCR[1]: RTS# Output
The RTS# pin is a modem control output and may be used for automatic hardware flow control by enabled by
EFR bit-6. If the modem interface is not used, this output may be used as a general purpose output.
MCR[2]: GPIO[3:0] or Modem IO Select
This bit controls whether GPIO[3:0] behave as GPIO pins or as modem IO pins (RI#, CD#, DTR#, DSR#)
In the Loopback Mode, this bit is used as the OP1# to write the state of the modem RI# interface signal.
MCR[3]: OP2# Output
OP2# is not available as an output on the M1280 but can be controlled in internal loopback mode.
MCR[4]: Internal Loopback Enable
3.7
Logic 0 = No TX break condition. (default)
Logic 1 = Forces the transmitter output (TX) to a “space”, logic 0, for alerting the remote receiver of a line
break condition.
Logic 0 = Data registers are selected. (default)
Logic 1 = Divisor latch registers are selected.
Logic 0 = Force DTR# output HIGH (default).
Logic 1 = Force DTR# output LOW.
Logic 0 = Force RTS# output HIGH (default).
Logic 1 = Force RTS# output LOW. It is required to start Auto RTS Flow Control.
Logic 0 = GPIO[3:0] behave as GPIO pins
Logic 1 = GPIO[3:0] behave as RI#, CD#, DTR#, DSR#
Logic 0 = OP2# output set HIGH(default).
Logic 1 = OP2# output set LOW.
Logic 0 = Disable loopback mode (default).
Logic 1 = Enable local loopback mode, see loopback section and
Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write
I2C/SPI UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS
PRELIMINARY
37
Figure
20.
XR20M1280

Related parts for xr20m1280