wm8961 Wolfson Microelectronics plc, wm8961 Datasheet - Page 55

no-image

wm8961

Manufacturer Part Number
wm8961
Description
Ultra-low Power Stereo Codec With 1w Stereo Class D Speaker Drivers And Ground Referenced Headphone Drivers
Manufacturer
Wolfson Microelectronics plc
Datasheet
Note:
1.
w
WM8961
Table 38 DC Servo Series Updates following Volume Update
Table 39 DC Servo Number of Updates Control
DC Servo 1
DC Servo 5
REGISTER
REGISTER
ADDRESS
R61 (3Dh)
ADDRESS
R65 (41h)
These bits are automatically reset to ‘0’ after 1 clock cycle.
BIT
BIT
6:0
4
0
DCS_SERIES_NO_HP[6:0]
DC SERVO CONFIGURATION FOLLOWING A HEADPHONE PGA VOLUME
UPDATE
When a PGA volume update is applied to the headphone output, its DC offset can change. To
maintain sub 1.5mV DC offsets, it may be necessary to re-calibrate the DC correction factors when
large changes are made to PGA settings in the signal path (6dB or greater). The DC Servo can be
configured to do this automatically as a background task using the DCS_TRIG_SERIES_HPL/R. This
function is not handled by the write control sequencer since it can happen at any time and is not part
of a defined sequence.
This function is only available on the headphone outputs since it is not required for inputs.
The DCS_TRIG_SERIES_X will update the channel a “number of times” before moving onto the next
enabled channel. The “number of times” it updates a particular channel, is configured by
DCS_SERIES_NO_HP.
After any large gain update and volume updates have completed, the DCS_TRIG_SERIES_X bit
should be set. The DC Servo will then examine each enabled output in order and apply any required
offset correction to each.
To prevent any audible artifacts on the analogue outputs, the DC Servo only applies any necessary
corrections in discreet 0.25mV steps. To allow this correction during audio playback, the DC Servo
includes a high order, low pass filter which removes any AC signal content from each output before it
measures the DC offset. This filter has a relatively long time constant which means that the servo will
take approx 0.275 seconds for each 0.25mV correction on each enabled analogue channel. This
means that the DC Servo may remain active, in the background, for several seconds after the
DCS_TRIG_SERIES_X bit is set. Refer to “DC Servo Filter Bandwidth” section for more information.
DCS_TRIG_SERIES_HPR
DCS_TRIG_SERIES_HPL
LABEL
LABEL
DEFAULT
001_0000
DEFAULT
0
0
Number of LSB updates in a series for channels HPL
and HPR
000_0000-000_1111 : Reserved
001_0000 : 16
111_1111 : 127
0= do not perform any series of updates on HPL
1= Perform a DCS_SERIES_NO_HP series of LSB
updates on channel HPL *see note 1
One channel completes before the next starts
Reading this register returns status of this task.
Read
0 = task completed.
1 = task being performed
0= do not perform any series of updates on HPR
1= Perform a DCS_SERIES_NO_HP series of LSB
updates on channel HPR *see note 1
One channel completes before the next starts
Reading this register returns status of this task.
Read
0 = task completed.
1 = task being performed
DESCRIPTION
DESCRIPTION
PP, August 2009, Rev 3.1
Pre-Production
55

Related parts for wm8961