am79c940 Advanced Micro Devices, am79c940 Datasheet - Page 94

no-image

am79c940

Manufacturer Part Number
am79c940
Description
Media Access Controller For Ethernet Mace
Manufacturer
Advanced Micro Devices
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
am79c940AJC
Manufacturer:
AMD
Quantity:
1 831
Part Number:
am79c940BJC
Manufacturer:
AMD
Quantity:
8 831
Part Number:
am79c940BJCT
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c940BJI
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c940BKC
Quantity:
6 255
Part Number:
am79c940BKC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c940BKC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c940BNI
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c940BVC
Manufacturer:
AMD
Quantity:
8 831
Part Number:
am79c940BVC
Manufacturer:
AMD
Quantity:
1 000
Part Number:
am79c940BVC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
am79c940BVI
Manufacturer:
AMD
Quantity:
1 831
AC CHARACTERISTICS (continued)
Note:
1. Not tested but data available upon request.
94
GPSI Clock Timing
GPSI Timing
EADI Feature Timing
17
18
19
20
21
22
23
24
25
26
70
71
72
73
74
75
76
77
78
79
80
81
85
86
87
88
89
90
91
No.
AMD
Parameter
Symbol
tSTDC
tSTDCL
tSTDCH
tSTDCR
tSTDCF
tSRDC
tSRDCH
tSRDCL
tSRDCR
tSRDCF
tTXEND
tTXENH
tTXDD
tTXDH
tRXDR
tRXDF
tRXDH
tRXDS
tCRSL
tCLSHI
tTXH
tCRSH
tDSFBDR
tDSFBDF
tEAMRIS
tEAMS
tEAMRL
tSFBDHIH
tEARS
STDCLK period
STDCLK low pulse width
STDCLK high pulse width
STDCLK rise time
STDCLK fall time
SRDCLK period
SRDCLK HIGH pulse width
SRDCLK LOW pulse width
SRDCLK rise time
SRDCLK fall time
STDCLK delay to TXEN
TXEN hold time from STDCLK
STDCLK delay to TXDAT+
change
TXDAT+ hold time from
STDCLK
RXDAT rise time
RXDAT fall time
RXDAT hold time (SRDCLK to
RXDAT change)
RXDAT setup time
(RXDAT stable to SRDCLK )
RXCRS low time
CLSN high time
TXEN or TXDAT hold time from
CLSN
RXCRS hold time from
SRDCLK
SRDCLK delay to SF/BD
SRDCLK delay to SF/BD
EAM/R invalid setup prior to
SRDCLK after SFD
EAM setup to SRDCLK at bit 6
of Source Address byte 1
(match packet)
EAM/R low time
SF/BD high hold from last
SRDCLK
EAR setup to SRDCLK at bit 6
of message byte 64
(reject normal packet)
Parameter Description
Am79C940
See Note 1
See Note 1
See Note 1
See Note 1
See Note 1
(CL=50 pF)
(CL=50 pF)
(CL=50 pF)
(CL=50 pF)
See Note 1
See Note 1
Test Conditions
Min (ns)
tSTDC+20
tSTDC+30
32*tSTDC
–150
200
100
99
45
45
85
38
38
25
5
5
0
0
0
0
Max (ns)
96*tSTDC
101
115
70
70
20
20
5
5
5
5
8
8

Related parts for am79c940