k9f5608u0c Samsung Semiconductor, Inc., k9f5608u0c Datasheet - Page 32

no-image

k9f5608u0c

Manufacturer Part Number
k9f5608u0c
Description
32m X 8 Bit 16m X 16 Bit Nand Flash Memory
Manufacturer
Samsung Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
k9f5608u0c-DIB0
Manufacturer:
CPClare
Quantity:
390
Part Number:
k9f5608u0c-FIB0
Manufacturer:
SAMSUNG
Quantity:
169
Part Number:
k9f5608u0c-JIB0
Manufacturer:
SAMSUNG
Quantity:
10 000
Part Number:
k9f5608u0c-JIBO
Manufacturer:
SEC
Quantity:
20 000
Part Number:
k9f5608u0c-YCB0
Manufacturer:
SAMSUNG
Quantity:
2 039
Part Number:
k9f5608u0c-YCB0
Manufacturer:
SAMUSNG
Quantity:
20 000
Part Number:
k9f5608u0c-YIB0
Manufacturer:
SAMSUNG
Quantity:
90
Company:
Part Number:
k9f5608u0c-YIB0
Quantity:
414
BLOCK ERASE
The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup com-
mand(60h). Only address A
loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory
contents are not accidentally erased due to external noise conditions.
At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When
the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 12 details the sequence.
Figure 12. Block Erase Operation
READ STATUS
The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether
the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs
the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows
the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE
does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register
remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read
cycle, a read command(00h or 50h) should be given before sequential page read cycle.
Table4. Read Status Register Definition
K9F5608Q0C
K9F5608D0C
K9F5608U0C
R/B
I/Ox
I/O 8~15
I/O #
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
60h
K9F5616Q0C
K9F5616U0C
K9F5616D0C
14
to A
Block Add. : A
Address Input(2Cycle)
24
is valid while A
9
Reserved for Future
~ A
Device Operation
Program / Erase
24
Write Protect
Not use
Status
9
Use
to A
D0h
13
is ignored. The Erase Confirm command(D0h) following the block address
32
t
BERS
"0" : Successful Program / Erase
"1" : Error in Program / Erase
"0"
"0"
"0"
"0"
"0"
"0" : Busy
"0" : Protected
Don’t care
70h
Definition
FLASH MEMORY
"1" : Not Protected
"1" : Ready
I/O
Fail
0
Pass

Related parts for k9f5608u0c