lc89058w Sanyo Semiconductor Corporation, lc89058w Datasheet - Page 34
lc89058w
Manufacturer Part Number
lc89058w
Description
Cmos Digital Audio Interface Receiver
Manufacturer
Sanyo Semiconductor Corporation
Datasheet
1.LC89058W.pdf
(64 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
10.4.5 Data processing upon occurrence of errors (lock error, parity error)
• The data processing upon occurrence of an error is described below. If 8 or fewer input parity errors occur in
• Non-PCM data is the data of when bit 1 (audio sample word) of the channel status turns to "H" based on the data
• Output data is muted when a PLL lock error occurs or a parity error occurs 9 or more times in succession.
• As for the channel status output, the data of the previous block is held in 1-bit units when a parity error occur 8 or
* Input parity error (a): If occurs 9 or more times in succession
* Input parity error (b): If occurs 8 or fewer times in succession, in case of audio data
* Input parity error (c): If occurs 8 or fewer times in succession, in case of non-PCM burst data
Demodulation data
fs calculation result
Channel status
succession and transfer data is PCM audio data, the data is replaced by the one saved each in L-ch and R-ch in the
previous frame. However, if the transfer data is non-PCM data, the error data is output as it is.
detected prior to the occurrence of the input parity error.
fewer times in succession.
Input data
Data
RLRCK
RDATA
RERR
L-1
Figure 10.12 Example of Data Processing upon Parity Error Occurrence
1occurrence
R-1
L-0
R-0
L-2
PLL Lock Error
Table 10.6 Data Processing upon Error Occurrence
R-2
L-1
“L”
“L”
“L”
value data
Previous
R-ch
R-0
L-3
R-3
L-2
LC89058W-E
R-2
L-4
Input Parity Error (a)
value data
L-ch R-ch
Previous
R-4
L-2
Output
“L”
“L”
R-2
L-5
R-5
L-2
R-2
L-6
Input Parity Error (b)
Previous value data
Previous value data
R-6
L-2
9 times or more: Muting
Output
R-2
L-7
R-7
L-2
L-8
R-8
Input Parity Error (c)
Previous value data
Output
Output
No.A1056-34/64