SC92031L SILAN [Silan Microelectronics Joint-stock], SC92031L Datasheet - Page 11

• Manufacturer Part Number: SC92031L
• Description: 10/100 MBPS INTEGRATED PCI ETHERNET MEDIA ACCESS CONTROLLER AND PHYSICAL LAYER
• Manufacturer: SILAN [Silan Microelectronics Joint-stock]

(Continued)
7 Tansmit Status Register (TX_STATUS0-3)(Offset 0020h-002Fh, R/W)
descriptor is written. It is not affected when software writes to these bits.
8 Tansmit Start Address of Descriptor Register (TX_ADDR0-3)(Offset 0030h-003Fh, R/W)
HANGZHOU SILAN MICROELECTRONICS CO.,LTD
Http: www.silan.com.cn
25-22
31-0
12-0
31-
21-
Bit
The read-only bits will be cleared by the chip when the Transmit Byte Count (bits 12-0) in the corresponding Tx
Bit
Bit
30
29
28
27
26
16
15
14
13
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
R
R
R
R
R
R
R
-
-
TABT2
TABT1
TABT0
OWN3
OWN2
OWN1
OWN0
-
CRS
TABT
Later Collision
-
Collision Counter
Early
Threshold
TOK
TUN
OWN
SIZE
TSAD
Symbol
Symbol
Symbol
Tx
TABT bit of Descriptor2
TABT bit of Descriptor1
TABT bit of Descriptor0
OWN bit of Descriptor3
OWN bit of Descriptor2
OWN bit of Descriptor1
OWN bit of Descriptor0
Reserved
Carrier Sense Lost: This bit is set to 1 when the carrier is lost during
transmission of a packet.
Transmit Abort: This bit is set to 1 if the transmission of a packet was
aborted.
Later Collision: This bit is set to 1 if the chip encountered an later
collision during the transmission of a packet.
Reserved
Collision Count: Indicates the number of collisions encountered during
the transmission of a packet.
Early Tx Threshold: Specifies the threshold level in the Tx FIFO to
begin the transmission. When the byte count of the data in the Tx FIFO
reaches this level, (or the FIFO contains at least one complete packet)
the chip will transmit this packet. These fields count from 000001 to
111111 in unit of 32 bytes.
Transmit Success: This bit is set to 1 if the transmission of a packet
was successed.
Tx FIFO Underrun: Set to 1 if the Tx FIFO was exhausted during the
transmission of a packet.
OWN: The chip sets this bit to 1 when the Tx DMA operation of this
descriptor was completed. The driver must set this bit to 0 when the
Transmit Byte Count (bits 0-12) is written. The default value is 1.
Descriptor Size: The total size in bytes of the data in this descriptor.
Transmit Start Address of Descriptor
Description
Description
Description
REV:1.0
SC92031
Page 11 of 38
2004.08.03