ADE7758 Analog Devices, ADE7758 Datasheet - Page 65

• Manufacturer Part Number: ADE7758
• Description: Poly Phase Multifunction Energy Metering IC with Per Phase Information
• Manufacturer: Analog Devices

INTERRUPT MASK REGISTER (0x18)
When an interrupt event occurs in the ADE7758, the IRQ logic output goes active low if the mask bit for this event is Logic 1 in the
MASK register. The IRQ logic output is reset to its default collector open state when the RSTATUS register is read. Table 19 describes the
function of each bit in the interrupt mask register.
Table 19. Function of Each Bit in the Interrupt Mask Register
Bit
Location
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Interrupt
Flag
AEHF
REHF
VAEHF
SAGA
SAGB
SAGC
ZXTOA
ZXTOB
ZXTOC
ZXA
ZXB
ZXC
LENERGY
RESERVED
PKV
PKI
WFSM
REVPAP
REVPRP
SEQERR
Default
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Description
Enables an interrupt when there is a change in Bit 14 of any one of the three WATTHR registers,
i.e., the WATTHR register is half full.
Enables an interrupt when there is a change in Bit 14 of any one of the three VARHR registers,
i.e., the VARHR register is half full.
Enables an interrupt when there is a 0 to 1 transition in the MSB of any one of the three VAHR
registers, i.e., the VAHR register is half full.
Enables an interrupt when there is a SAG on the line voltage of the Phase A.
Enables an interrupt when there is a SAG on the line voltage of the Phase B.
Enables an interrupt when there is a SAG on the line voltage of the Phase C.
Enables an interrupt when there is a zero-crossing timeout detection on Phase A.
Enables an interrupt when there is a zero-crossing timeout detection on Phase B.
Enables an interrupt when there is a zero-crossing timeout detection on Phase C.
Enables an interrupt when there is a zero crossing in the voltage channel of Phase A (see the
Zero-Crossing Detection section).
Enables an interrupt when there is a zero crossing in the voltage channel of Phase B (see the
Zero-Crossing Detection section).
Enables an interrupt when there is a zero crossing in the voltage channel of Phase C (see the
Zero-Crossing Detection section).
Enables an interrupt when the energy accumulations over LINECYC are finished.
Reserved.
Enables an interrupt when the voltage input selected in the MMODE register is above the value
in the PKVLVL register.
Enables an interrupt when the current input selected in the MMODE register is above the value
in the PKILVL register.
Enables an interrupt when data is present in the WAVEMODE register.
Enables an interrupt when there is a sign change in the watt calculation among any one of the
phases specified by the TERMSEL bits in the COMPMODE register.
Enables an interrupt when there is a sign change in the VAR calculation among any one of the
phases specified by the TERMSEL bits in the COMPMODE register.
Enables an interrupt when the zero crossing from Phase A is not followed by the zero crossing
of Phase C but with that of Phase B.
Rev. A | Page 65 of 68
ADE7758