PCF8531U2D NXP [NXP Semiconductors], PCF8531U2D Datasheet - Page 41

no-image

PCF8531U2D

Manufacturer Part Number
PCF8531U2D
Description
34 x 128 pixel matrix driver Single-chip LCD controller and driver
Manufacturer
NXP [NXP Semiconductors]
Datasheet
NXP Semiconductors
PCF8531
Product data sheet
15.5 Chip-on-glass application
The required minimum values for the external capacitors in a chip-on-glass application
are:
Fig 33. Chip-on-glass application
C
and V
Higher capacitor values are recommended for ripple reduction.
For COG applications, the recommended ITO track resistance must be minimized for
the I/O and supply connections. Optimized values for these tracks are below 50 Ω for
the supply (R
To reduce the sensitivity of the reset to ESD/EMC disturbances for a COG application,
NXP strongly recommended implementing a series input resistance in the reset line
(recommended minimum value 8 kΩ) on the glass (ITO). If the reset input is not used,
this input must be connected to V
ext
= 100 nF between V
SS1
, V
All information provided in this document is subject to legal disclaimers.
SS2
supply
.
) and below 100 Ω for the I/O connections (R
Rev. 6 — 16 May 2011
17
R
I/O
LCD
and V
I/O
DISPLAY 34 × 128 PIXELS
3
DD1
SS1,
PCF8531
using a short connection.
V
V
V
DD1
DD3
SS2
to
128
; C
V
V
SS1
SS2
ext
= 470 nF between V
V
LCD
C
R
ext
supply
34 x 128 pixel matrix driver
mgs484
17
I/O
).
PCF8531
© NXP B.V. 2011. All rights reserved.
DD1
, V
DD2
, V
41 of 51
DD3

Related parts for PCF8531U2D