AD9874BST AD [Analog Devices], AD9874BST Datasheet - Page 13

no-image

AD9874BST

Manufacturer Part Number
AD9874BST
Description
IF Digitizing Subsystem
Manufacturer
AD [Analog Devices]
Datasheet
Address
(Hex)
CLOCK SYNTHESIZER
0x10
0x11
0x12
0x13
0x14
0x15
0x16
SSI CONTROL
0x18
0x19
0x1A
ADC TUNING
0x1C
0x1D
0x1E
0x1F
TEST REGISTERS AND SPI PORT READ ENABLE
0x37–0x39
0x3A
0x3B
0x3C–0x3E
0x3F
REV. 0
Bit
Breakdown
(5:0)
(7:0)
(4:0)
(7:0)
(6)
(5)
(4:2)
(1:0)
(5:0)
(7:0)
(7:0)
(7:0)
(3:0)
(1)
(0)
(2:0)
(5:0)
(7:0)
(7:0)
(7:4, 2:0)
(3)
(7:4, 2:0)
(3)
(7:0)
(7:0)
Width
6
8
5
8
1
1
3
2
6
8
8
8
4
1
1
3
6
8
8
1
8
7
1
7
1
0x00
0x0
0
0x0
0
0x00
Subject to Change
00
0x38
0x00
0x3C
0
0
0x0
0x04
0x07
1
0
0
0x00
0x00
Default Value
0
3
0x12
0
Table I. SPI Address Map (continued)
CKR(7:0)
CKFA(7:0)
SSICRB
CAPL0(5:0)
CAPR
TEST
TEST
Name
CKR(13:8)
CKN(12:8)
CKN(7:0)
CKF
CKINV
CKI
CKTM
CKFA(13:8) CK Fast Acquire Time Unit (6 MSBs of a 14-Bit Word)
SSICRA
SSIORD
TUNE_LC
TUNE_RC
CAPL1(2:0)
TEST
SPIREN
TEST
TRI
ID
Factory Test Mode. Do not use.
Factory Test Mode. Do not use.
Enable Read from SPI Port
Factory Test Mode. Do not use.
Factory Test Mode. Do not use.
Three-state DOUTB
Revision ID (Read-Only); A write of 0x99 to this register is equivalent to a power-on reset.
Fine Capacitance Setting for LC Tank (LSB is 0.4 pF, Differential)
Description
Reference Frequency Divisor (6 MSBs of a 14-Bit Word)
Reference Frequency Divisor (8 LSBs of a 14-Bit Word)
Default Yields 300 kHz from f
Synthesized Frequency Divisor (5 MSBs of a 13-Bit Word)
Synthesized Frequency Divisor (8 LSBs of a 13-Bit Word)
Default Yields 300 kHz from f
Enable Fast Acquire
Invert Charge Pump (0 = Source Current to Increase VCO Frequency)
Charge Pump Current in Normal Operation. I
Manual Control of CLK Charge Pump (0 = Off, 1 = Up, 2 = Down, 3 = Normal)
CK Fast Acquire Time Unit (8 LSBs of a 14-Bit Word)
SSI Control Register A. See Table III. (Default is FS and CLKOUT Three-Stated)
SSI Control Register B. See Table III. (16-bit data, maximum drive strength)
Output Rate Divisor. f
Perform Tuning on the LC Portion of the ADC (Cleared When Done)
Perform Tuning on the RC Portion of the ADC (Cleared When Done)
Coarse Capacitance Setting for LC Tank (LSB is 25 pF, Differential)
Capacitance Setting for RC Resonator (64 LSBs of Fixed Capacitance)
–13–
CLKOUT
CLK
= f
REF
CLK
=16.8 MHz; Min = 3, Max = 16383.
= 18 MHz; Min = 3, Max = 8191
/SSIORD
PUMP
= (CKI + 1) × 0.625 mA
AD9874

Related parts for AD9874BST