XC4VFX140 XILINX [Xilinx, Inc], XC4VFX140 Datasheet - Page 36

no-image

XC4VFX140

Manufacturer Part Number
XC4VFX140
Description
Platform Flash In-System Programmable Configuration PROMS
Manufacturer
XILINX [Xilinx, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX140-10FF1517C
Manufacturer:
XILINX
0
Part Number:
XC4VFX140-10FF1517I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX140-10FF1517I
Manufacturer:
XILINX
0
Part Number:
XC4VFX140-10FF1704C
Manufacturer:
XILINX
0
Part Number:
XC4VFX140-10FFG1517C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX140-10FFG1517I
Manufacturer:
XILINX
Quantity:
214
Part Number:
XC4VFX140-11FF1517C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC4VFX140-11FF1517C
Quantity:
120
Part Number:
XC4VFX140-11FFG1517C
Manufacturer:
XILINX
Quantity:
251
AC Characteristics Over Operating Conditions When Cascading
DS123 (v2.9) May 09, 2006
Notes:
1.
2.
3.
4.
5.
6.
T
T
T
T
T
T
CDF
OCK
OCE
OOE
COCE
CODF
Symbol
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
Guaranteed by design, not tested.
All AC parameters are measured with V
For cascaded PROMs, if the FPGA’s dual-purpose configuration data pins are set to persist as configuration pins, the minimum
period is increased based on the CLK to CEO and CE to data propagation delays:
- T
- T
For cascaded PROMs, if the FPGA’s dual-purpose configuration data pins become general I/O pins after configuration; to allow for
the disable to propagate to the cascaded PROMs and to avoid contention on the data lines following configuration, the minimum
period is increased based on the CE to CEO and CE to data propagation delays:
- T
- T
CYC
CAC
CYC
CAC
maximum = T
maximum = T
minimum = T
minimum = T
OE/RESET
R
CLK to output float delay
when V
CLK to output float delay
CLK to CEO delay
CLK to CEO delay
CE to CEO delay
CE to CEO delay
OE/RESET to CEO delay
OE/RESET to CEO delay
CLKOUT to CEO delay when V
CLKOUT to CEO delay when V
CLKOUT to output float delay
when V
CLKOUT to output float delay when V
(optional)
CLKOUT
DATA
CEO
CLK
CE
CCO
CCO
OCK
OCE
OCK
OCK
= 2.5V or 3.3V
= 2.5V or 3.3V
+ T
+ T
+ T
+ T
(3,6)
(3,6)
(3,5)
(3,5)
CE
CE
CE
CE
Description
when V
when V
+ FPGA Data setup time.
when V
when V
(2,3)
(2,3)
(3)
(3)
when V
when V
when V
CCO
CCO
Last Bit
IL
CCO
CCO
CCO
CCO
= 0.0V and V
= 2.5V or 3.3V
= 1.8V
= 2.5V or 3.3V
= 1.8V
= 2.5V or 3.3V
= 1.8V
CCO
CCO
CCO
CCO
= 2.5V or 3.3V
= 1.8V
= 1.8V
= 1.8V
IH
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMS
T
T
T
T
= 3.0V.
CDF
CODF
OCK
COCE
XCF01S, XCF02S,
Min
XCF04S
Max
25
35
20
35
20
35
20
35
T
T
OCE
OOE
XCF08P, XCF16P,
Min
XCF32P
ds123_23_102203
First Bit
Max
20
20
20
20
80
80
80
80
20
20
25
25
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
36

Related parts for XC4VFX140