PIC18F25K80 MICROCHIP [Microchip Technology], PIC18F25K80 Datasheet - Page 295

• Manufacturer Part Number: PIC18F25K80
• Manufacturer: MICROCHIP [Microchip Technology]

REGISTER 21-2:
 2011 Microchip Technology Inc.
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6
bit 5
bit 4
bit 3-0
Note 1:
WCOL
R/W-0
2:
3:
In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by
writing to the SSPBUF register.
When enabled, these pins must be properly configured as inputs or outputs.
Bit combinations not specifically listed here are either reserved or implemented in I
WCOL: Write Collision Detect bit
1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in
0 = No collision
SSPOV: Receive Overflow Indicator bit
SPI Slave mode:
1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of over-
0 = No overflow
SSPEN: Master Synchronous Serial Port Enable bit
1 = Enables the serial port and configures SCK, SDO, SDI and SS as serial port pins
0 = Disables the serial port and configures these pins as I/O port pins
CKP: Clock Polarity Select bit
1 = Idle state for clock is a high level
0 = Idle state for clock is a low level
SSPM<3:0>: Master Synchronous Serial Port Mode Select bits
1010 = SPI Master mode: clock = F
0101 = SPI Slave mode: clock = SCK pin; SS pin control disabled; SS can be used as I/O pin
0100 = SPI Slave mode: clock = SCK pin; SS pin control enabled
0011 = SPI Master mode: clock = TMR2 output/2
0010 = SPI Master mode: clock = F
0001 = SPI Master mode: clock = F
0000 = SPI Master mode: clock = F
SSPOV
R/W-0
software)
flow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the
SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).
SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)
(1)
W = Writable bit
‘1’ = Bit is set
SSPEN
R/W-0
(2)
R/W-0
CKP
Preliminary
OSC
OSC
OSC
OSC
(1)
/8
/64
/16
/4
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
PIC18F66K80 FAMILY
SSPM3
R/W-0
(2)
(3)
SSPM2
R/W-0
(3)
(3)
x = Bit is unknown
SSPM1
R/W-0
2
C mode only.
(3)
DS39977C-page 295
SSPM0
R/W-0
bit 0
(3)