PIC18F25K80 MICROCHIP [Microchip Technology], PIC18F25K80 Datasheet - Page 527

no-image

PIC18F25K80

Manufacturer Part Number
PIC18F25K80
Description
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F25K80-E/MM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC18F25K80-E/SO
Quantity:
149
Part Number:
PIC18F25K80-E/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F25K80-H/MM
Manufacturer:
MITSUBISHI
Quantity:
56
Company:
Part Number:
PIC18F25K80-H/MM
Quantity:
12 600
Part Number:
PIC18F25K80-I/MM
Manufacturer:
MICROCHIP
Quantity:
2 400
Part Number:
PIC18F25K80-I/MM
0
Part Number:
PIC18F25K80-I/SO
Manufacturer:
MICROCHIP
Quantity:
3 000
Part Number:
PIC18F25K80-I/SP
Manufacturer:
MICROCHIP
Quantity:
147
Part Number:
PIC18F25K80-I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F25K80-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F25K80-I/SS
0
Company:
Part Number:
PIC18F25K80-I/SS
Quantity:
5
Company:
Part Number:
PIC18F25K80T-H/MM
Quantity:
12 600
Part Number:
PIC18F25K80T-I/MM
Manufacturer:
MICROCHIP
Quantity:
3 000
Part Number:
PIC18F25K80T-I/SS
Manufacturer:
MICROCHIT
Quantity:
20 000
Part Number:
PIC18F25K80T-I/SS
0
Company:
Part Number:
PIC18F25K80T-I/SS
Quantity:
4 200
TSTFSZ
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
 2011 Microchip Technology Inc.
Q Cycle Activity:
If skip:
If skip and followed by 2-word instruction:
Before Instruction
After Instruction
operation
operation
operation
Decode
No
No
No
PC
If CNT
PC
If CNT
PC
Q1
Q1
Q1
register ‘f’
operation
operation
operation
Test f, Skip if 0
TSTFSZ f {,a}
0  f  255
a  [0,1]
skip if f = 0
None
If ‘f’ = 0 , the next instruction fetched
during the current instruction execution
is discarded and a NOP is executed,
making this a two-cycle instruction.
If ‘a’ is ‘ 0 ’, the Access Bank is selected.
If ‘a’ is ‘ 1 ’, the BSR is used to select the
GPR bank.
If ‘a’ is ‘ 0 ’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f  95 (5Fh). See
Section 29.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode”
1
1(2)
Note: 3 cycles if skip and followed
HERE
NZERO
ZERO
Read
0110
No
No
No
Q2
Q2
Q2
=
=
=
=
by a 2-word instruction.
Address (HERE)
00h,
Address (ZERO)
00h,
Address (NZERO)
TSTFSZ
:
:
011a
operation
operation
operation
Process
Data
No
No
No
Q3
Q3
Q3
CNT, 1
ffff
for details.
operation
operation
operation
operation
No
No
No
No
Q4
Q4
Q4
ffff
Preliminary
PIC18F66K80 FAMILY
XORLW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
Q Cycle Activity:
Before Instruction
After Instruction
Decode
W
W
Q1
=
=
literal ‘k’
Exclusive OR Literal with W
XORLW k
0  k  255
(W) .XOR. k  W
N, Z
The contents of W are XORed with
the 8-bit literal ‘k’. The result is placed
in W.
1
1
XORLW
Read
Q2
0000
B5h
1Ah
0AFh
1010
Process
Data
Q3
DS39977C-page 527
kkkk
Write to
Q4
W
kkkk

Related parts for PIC18F25K80