AT89LP428-20MU ATMEL [ATMEL Corporation], AT89LP428-20MU Datasheet - Page 16

no-image

AT89LP428-20MU

Manufacturer Part Number
AT89LP428-20MU
Description
8-bit Microcontroller with 4K/8K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
5. Enhanced CPU
16
AT89LP428/828
The AT89LP428/828 uses an enhanced 8051 CPU that runs at 6 to 12 times the speed of stan-
dard 8051 devices (or 3 to 6 times the speed of X2 8051 devices). The increase in performance
is due to two factors. First, the CPU fetches one instruction byte from the code memory every
clock cycle. Second, the CPU uses a simple two-stage pipeline to fetch and execute instructions
in parallel. This basic pipelining concept allows the CPU to obtain up to 1 MIPS per MHz. A sim-
ple example is shown in
Figure 5-1.
The MCS-51 instruction set allows for instructions of variable length from 1 to 3 bytes. In a sin-
gle-clock-per-byte-fetch system this means each instruction takes at least as many clocks as it
has bytes to execute. The majority of instructions in the AT89LP428/828 follow this rule: the
instruction execution time in clock cycles equals the number of bytes per instruction with a
few exceptions. Branches and Calls require an additional cycle to compute the target address
and some other complex instructions require multiple cycles. See
page 107
examples of 1- and 2-byte instructions.
Figure 5-2.
Register Operand Fetch
ALU Operation Execute
(n+1)
Fetch Next Instruction
(n+2)
Total Execution Time
for more detailed information on individual instructions.
Result Write Back
System Clock
n
th
th
th
Parallel Instruction Fetches and Executions
Single-cycle ALU Operation (Example: INC R0)
Instruction
Instruction
Instruction
System Clock
Figure
5-1.
Fetch
T
n
T
1
Execute
Fetch
T
n+1
T
2
“Instruction Set Summary” on
Figures 5-2 and 5-3
Execute
Fetch
T
n+2
T
3
3654A–MICRO–8/09
show

Related parts for AT89LP428-20MU