STM8S105C4B3 STMICROELECTRONICS [STMicroelectronics], STM8S105C4B3 Datasheet - Page 6

no-image

STM8S105C4B3

Manufacturer Part Number
STM8S105C4B3
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
List of figures
List of figures
Figure 1. STM8S105xx access line block diagram ................................................................................11
Figure 2. Flash memory organisation ....................................................................................................14
Figure 3. LQFP 48-pin pinout .................................................................................................................22
Figure 4. LQFP 44-pin pinout .................................................................................................................23
Figure 5. LQFP/VFQFPN/UFQFPN 32-pin pinout ................................................................................24
Figure 6. SDIP 32-pin pinout ..................................................................................................................25
Figure 7. Memory map ...........................................................................................................................29
Figure 8. Supply current measurement conditions ................................................................................58
Figure 9. Pin loading conditions .............................................................................................................59
Figure 10. Pin input voltage ...................................................................................................................59
Figure 11. f
Figure 12. External capacitor C
Figure 13. Typ. I
Figure 14. Typ. I
Figure 15. Typ. I
Figure 16. Typ. I
Figure 17. Typ. I
Figure 18. Typ. I
Figure 19. HSE external clocksource .....................................................................................................77
Figure 20. HSE oscillator circuit diagram ...............................................................................................78
Figure 21. Typical HSI accuracy at V
Figure 22. Typical HSI accuracy vs V
Figure 23. Typical LSI accuracy vs V
Figure 24. Typical V
Figure 25. Typical pull-up resistance vs V
Figure 26. Typical pull-up current vs V
Figure 27. Typ. V
Figure 28. Typ. V
Figure 29. Typ. V
Figure 30. Typ. V
Figure 31. Typ. V
Figure 32. Typ. V
Figure 33. Typ. V
Figure 34. Typ. V
Figure 35. Typ. V
Figure 36. Typ. V
Figure 37. Typical NRST V
Figure 38. Typical NRST pull-up resistance vs V
Figure 39. Typical NRST pull-up current vs V
Figure 40. Recommended reset pin protection ......................................................................................93
Figure 41. SPI timing diagram - slave mode and CPHA = 0 ..................................................................95
Figure 42. SPI timing diagram - slave mode and CPHA = 1
Figure 43. SPI timing diagram - master mode
Figure 44. Typical application with I
Figure 45. ADC accuracy characteristics .............................................................................................101
Figure 46. Typical application with ADC ..............................................................................................102
Figure 47. 48-pin low profile quad flat package (7 x 7) ........................................................................106
6/127
CPUmax
DD(RUN)
DD(RUN)
DD(WFI)
DD(WFI)
DD(WFI)
DD(RUN)
OL
OL
DD
DD
OL
OL
OL
OL
DD
DD
versus V
IL
@ V
@ V
@ V
@ V
- V
- V
@ V
@ V
- V
- V
and V
OH
OH
OH
OH
vs. V
vs. V
vs. f
vs. V
vs. f
vs. V
DD
DD
DD
DD
DD
DD
@ V
@ V
@ V
@ V
IL
= 5 V (true open drain ports) ......................................................................87
= 3.3 V (true open drain ports) ...................................................................88
= 5 V (high sink ports) ................................................................................88
= 3.3 V (high sink ports) .............................................................................89
= 5 V (standard ports) ................................................................................86
= 3.3 V (standard ports) .............................................................................87
DD
CPU
IH
CPU ,
DD ,
DD
and V
DD ,
DD ,
vs V
DD
DD
DD
DD
, HSI RC osc, f
EXT
, HSE user external clock V
HSE user external clock, f
..............................................................................................................63
HSE user external clock, f
HSI RC osc, f
= 5 V (standard ports) .......................................................................89
= 3.3 V (standard ports) ....................................................................90
HSE user external clock, V
= 5 V (high sink ports) ......................................................................90
= 3.3 V (high sink ports) ...................................................................91
DD
IH
2
C bus and timing diagram
DD
DD
.......................................................................................................64
DD
vs V
@ 4 temperatures ......................................................................83
DD
= 5 V vs 5 temperatures ..........................................................79
@ 4 temperatures ...................................................................81
@ 4 temperatures ..................................................................80
@ 4 temperatures .................................................................84
DD
DD
DocID14771 Rev 9
@ 4 temperatures ............................................................84
@ 4 temperatures ...........................................................92
DD
(1)
CPU
CPU
DD
@ 4 temperatures ......................................................93
...................................................................................96
= 16 MHz ................................................................76
@ 4 temperatures .................................................92
= 16 MHz ..............................................................74
CPU
DD
(1)
CPU
DD
= 5 V ....................................................75
= 16 MHz ............................................75
(1)
= 5 V ..................................................74
= 16 MHz ...........................................73
.............................................................96
.......................................................98
STM8S105xx

Related parts for STM8S105C4B3