GS820E32AGT-133 GSI [GSI Technology], GS820E32AGT-133 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
GS820E32AGT-133
Manufacturer Part Number
GS820E32AGT-133
Description
64K x 32 2Mb Synchronous Burst SRAM
Manufacturer
GSI [GSI Technology]
Datasheet
1.GS820E32AGT-133.pdf
(21 pages)
TQFP Pin Description
Rev: 1.07 10/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
ADSP, ADSC
Symbol
B
B
A
E
V
DQ
DQ
ADV
LBO
DQ
DQ
V
GW
V
BW
C
NC
A
CK
0
1
ZZ
FT
DDQ
E
A
G
, A
, B
, B
, E
DD
SS
2
A
B
C
D
1
B
D
3
Type
I/O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
4/21
Address Strobe (Processor, Cache Controller); active low
Address field LSBs and Address Counter preset Inputs
Byte Write Enable for DQ
Byte Write Enable for DQ
Burst address counter advance enable; active low
Global Write Enable—Writes all bytes; active low
Byte Write—Writes all enabled bytes; active low
Flow Through or Pipeline mode; active low
Linear Burst Order mode; active low
Sleep Mode control; active high
Clock Input Signal; active high
Data Input and Output pins
Output driver power supply
Output Enable; active low
Chip Enable; active high
Chip Enable; active low
I/O and Core Ground
Core power supply
Description
Address Inputs
No Connect
A
C
, DQ
, DQ
B
D
Data I/Os; active low
Data I/Os; active low
GS820E32AT-180/166/133/4/5
© 2000, GSI Technology