C8051F997-GUR Silicon Labs, C8051F997-GUR Datasheet - Page 106

no-image

C8051F997-GUR

Manufacturer Part Number
C8051F997-GUR
Description
8-bit Microcontrollers - MCU 8kB 14-CH CDC
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F997-GUR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F99x-C8051F98x
SFR Definition 8.1. CS0CN: Capacitive Sense Control
SFR Page = 0x0; SFR Address = 0xB0
106
Name
Reset
Bit
Type
7
6
5
4
3
2
1
0
Bit
CS0CMPEN
CS0CMPF
CS0BUSY
Reserved
CS0EOS
CS0PME
CS0INT
CS0EN
CS0EN
Name
R/W
7
0
CS0EOS
Read = Varies.
CS0 Enable.
0: CS0 disabled and in low-power mode.
1: CS0 enabled and ready to convert.
CS0 End of Scan Interrupt Flag.
0: CS0 has not completed a scan since the last time CS0EOS was cleared.
1: CS0 has completed a scan.
This bit is not automatically cleared by hardware.
CS0 Interrupt Flag.
0: CS0 has not completed a data conversion since the last time CS0INT was
cleared.
1: CS0 has completed a data conversion.
This bit is not automatically cleared by hardware.
CS0 Busy.
Read:
0: CS0 conversion is complete or a conversion is not currently in progress.
1: CS0 conversion is in progress.
Write:
0: No effect.
1: Initiates CS0 conversion if CS0CM[2:0] = 000b, 110b, or 111b.
CS0 Digital Comparator Enable Bit.
Enables the digital comparator, which compares accumulated CS0 conversion
output to the value stored in CS0THH:CS0THL.
0: CS0 digital comparator disabled.
1: CS0 digital comparator enabled.
CS0 Pin Monitor Event.
Set if any converter re-tries have occurred due to a pin monitor event. This bit
remains set until cleared by firmware.
CS0 Digital Comparator Interrupt Flag.
0: CS0 result is smaller than the value set by CS0THH and CS0THL since the last
time CS0CMPF was cleared.
1: CS0 result is greater than the value set by CS0THH and CS0THL since the last
time CS0CMPF was cleared.
R
6
0
CS0INT
R/W
5
0
CS0BUSY CS0CMPEN Reserved
R/W
4
0
Rev. 1.1
Description
R/W
3
0
R
2
0
CS0PME CS0CMPF
R
1
0
R
0
0

Related parts for C8051F997-GUR