IDT70824L35PF IDT, Integrated Device Technology Inc, IDT70824L35PF Datasheet - Page 7

no-image

IDT70824L35PF

Manufacturer Part Number
IDT70824L35PF
Description
IC SARAM 64KBIT 35NS 80TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT70824L35PF

Format - Memory
RAM
Memory Type
SARAM
Memory Size
64K (4K x 16)
Speed
35ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
80-TQFP, 80-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
70824L35PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70824L35PF
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT70824L35PF
Manufacturer:
INTERSIL
Quantity:
5 510
Part Number:
IDT70824L35PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70824L35PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Truth Table I: Random Access Read and Write
NOTES:
1. H = V
2. RST, SCE, CNTEN, SR/W, SLD, SSTRT
3. If OE = V
4. Byte operations to control register using UB and LB separately are also allowed.
NOTES:
1. H = V
2. RST, SLD, SSTRT
3. CE, OE, R/W, CMD, LB, UB, and I/O
4. SOE must be HIGH (SOE=V
5. SI/O
6. "LAST" refers to the previous value still being output, no change.
7. Termination of a write is done on the LOW-to-HIGH transition of SCLK if SR/W or SCE is HIGH.
8. When CLKEN=LOW, the address is incremented on the next rising edge before any operation takes place. See the diagrams called "Sequential Counter Enable Cycle
Truth Table II: Sequential Read
Truth Table III: Sequential Write
SCLK
SCLK
IDT70824S/L
High-Speed 4K x 16 Sequential Access Random Access Memory
CE
sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = V
of the clock during the cycle in which SR/W = V
after Reset, Read (and write) Cycle".
H
H
H
L
L
L
L
L
L
L
L
IN
IH
IH
refers to SI/O
, L = V
, L = V
CMD
SCE
SCE
IL
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
during write, t
IL
IL
, X = Don't Care, and HIGH-Z = High-impedance.
, X = Don't Care, and HIGH-Z = High-impedance. LOW = V
CNTEN
CNTEN
R/W
1
H
H
H
X
H
X
H
, SSTRT
L
L
L
L
L
H
L
H
L
H
L
H
L
0
-SI/O
WHZ
15
Inputs/Outputs
OE
2
IH
SR/W
SR/W
H
H
H
X
H
X
H
inputs.
L
L
L
L
must be added to the t
Inputs/Outputs
) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge
are continuously HIGH during a sequential write access, other than pointer access operations.
(3)
(3)
(3)
(3)
X
X
H
H
H
H
H
L
L
Inputs/Outputs
0
-I/O
LB
NEXT
EOB
LAST
LAST
LAST
EOB
LAST
LAST
L
L
H
L
L
H
X
X
H
L
L
LOW
LOW
LOW
(4)
(4)
1
15
, SSTRT
1
1
are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the
UB
EOB
EOB
NEXT
LAST
LAST
LAST
LAST
LAST
X
X
H
H
H
L
L
LOW
LOW
LOW
L
L
L
L
(4)
(4)
IL
2
.
, SCLK, SI/O
WP
2
2
or t
DATA
DATA
DATA
I/O
SOE
SOE
DATA
DATA
DATA
High-Z
High-Z
High-Z
High-Z
High-Z
CW
H
H
H
X
X
L
L
L
L
0
-I/O
OUT
OUT
OUT
write pulse width to allow the bus to float prior to being driven.
IN
IN
IN
0
7
-SI/O
High-Z No Write or Read due to Sequential port Deselect. No counter advance.
High-Z No Write or Read due to Sequential port Deselect. Counter does advance.
SI/O
SI/O
[EOB
[EOB
SI/O
(1,2,3,6,8)
[EOB
[EOB
High-Z
SI/O
15
IN
IN
(1,2,3,4,5,6,7,8)
I/O
DATA
DATA
DATA
1 - 1
2 - 1
, EOB
DATA
DATA
DATA
High-Z
High-Z
High-Z
High-Z
High-Z
1
2
]
]
8-
Non-Counter Advanced Sequential Write, without EOB
Counter Advanced Sequential Write with EOB
OL
]
]
I/O
6.42
OUT
OUT
OUT
.
IN
IN
IN
7
1
15
, EOB
Counter Advanced Sequential Read with EOB
Non-Counter Advanced Sequential Read, without EOB
Counter Advanced Sequential Read with EOB
Non-Counter Advanced Sequential Read without EOB
Counter Advanced Sequential Non-Read with EOB
Read both Bytes.
Read lower Byte only.
Read upper Byte only.
Write to both Bytes.
Write to lower Byte only.
Write to upper Byte only.
Both Bytes deselected and powered down.
Outputs disabled but not powered down.
Both Bytes deselected but not powered down.
Write I/O
Read contents of the Buffer Command Register
via I/O
2
, and SOE are unrelated to the random access port control and operation.
0
-I/O
0
-I/O
12
.
11
IH
to the Buffer Command Register.
) during sequential port access.
(1,2)
Military and Commercial Temperature Ranges
MODE
MODE
MODE
1
and EOB
1
2
reached.
reched.
1
1
or EOB
2
and EOB
reached.
2
1
reached
reached
2
reached.
2
reached
3099 tbl 12
3099 tbl 13
3099 tbl 11

Related parts for IDT70824L35PF