CY7C1263V18-375BZXC Cypress Semiconductor Corp, CY7C1263V18-375BZXC Datasheet - Page 11

• Manufacturer Part Number: CY7C1263V18-375BZXC
• Description: IC SRAM 36MBIT 375MHZ 165TFBGA
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C1263V18-375BZXC

• Format - Memory: RAM
• Memory Type: SRAM - Synchronous, QDR II
• Memory Size: 36M (4M x 8)
• Speed: 375MHz
• Interface: Parallel
• Voltage - Supply: 1.7 V ~ 1.9 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 165-TFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Write Cycle Descriptions
The write cycle descriptions table for CY7C1261V18 and CY7C1263V18 follows.
Write Cycle Descriptions
The write cycle descriptions table for CY7C1276V18 follows.
Note
Document Number: 001-06366 Rev. *E
10. Assumes a write cycle was initiated per the
BWS
NWS
BWS
H
H
H
H
of a write cycle, as long as the setup and hold requirements are met.
L
L
L
L
H
H
L
L
0
0
0
/
BWS
NWS
L–H
L–H
H
H
H
H
L
L
L
L
K
–
–
1
1
/
L–H
L–H
L–H
L–H
K
–
–
–
–
L–H
L–H
K
–
–
L–H During the data portion of a write sequence:
L–H During the data portion of a write sequence:
L–H No data is written into the devices during this portion of a write operation.
L-H During the data portion of a write sequence:
K
–
–
–
–
During the data portion of a write sequence, the single byte (D
During the data portion of a write sequence, the single byte (D
No data is written into the device during this portion of a write operation.
No data is written into the device during this portion of a write operation.
During the data portion of a write sequence:
CY7C1261V18 − both nibbles (D
CY7C1263V18 − both bytes (D
CY7C1261V18 − both nibbles (D
CY7C1263V18 − both bytes (D
During the data portion of a write sequence:
CY7C1261V18 − only the lower nibble (D
CY7C1263V18 − only the lower byte (D
CY7C1261V18 − only the lower nibble (D
CY7C1263V18 − only the lower byte (D
During the data portion of a write sequence:
CY7C1261V18 − only the upper nibble (D
CY7C1263V18 − only the upper byte (D
CY7C1261V18 − only the upper nibble (D
CY7C1263V18 − only the upper byte (D
No data is written into the devices during this portion of a write operation.
Write Cycle Descriptions
table. NWS
[2, 10]
[17:0]
[17:0]
[7:0]
[7:0]
0
) are written into the device.
) are written into the device.
, NWS
) are written into the device.
) are written into the device.
[8:0]
[8:0]
[17:9]
[17:9]
Comments
[3:0]
1,
[3:0]
[7:4]
[7:4]
Comments
BWS
) is written into the device, D
) is written into the device, D
) is written into the device, D
) is written into the device, D
) is written into the device, D
) is written into the device, D
) is written into the device, D
) is written into the device, D
0
, BWS
[2, 10]
CY7C1261V18, CY7C1276V18
CY7C1263V18, CY7C1265V18
1
, BWS
2
, and BWS
[8:0]
[8:0]
) is written into the device.
) is written into the device.
3
can be altered on different portions
[17:9]
[17:9]
[7:4]
[8:0]
[8:0]
[7:4]
[3:0]
[3:0]
remains unaltered.
remains unaltered.
remains unaltered.
remains unaltered.
remains unaltered.
remains unaltered.
remains unaltered.
remains unaltered.
Page 11 of 29
[+] Feedback