FAN3268TMX Fairchild Semiconductor, FAN3268TMX Datasheet
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
FAN3268TMX
Specifications of FAN3268TMX
Available stocks
Related parts for FAN3268TMX
FAN3268TMX Summary of contents
Page 1
... Buck Converters with High-Side PMOS Device; 100% Duty Cycle Operation Possible Logic-Controlled Load Circuits with High-Side PMOS Switch © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 Description The FAN3268 dual 2A gate driver is optimized to drive a high-side P-channel MOSFET and a low-side N-channel MOSFET in motor control applications operating from a voltage rail up to 18V ...
Page 2
... Ordering Information Part Number Non-Inverting Channel and FAN3268TMX Inverting Channel + Dual Enables For Fairchild’s definition of “green” Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html. Package Outline Thermal Characteristics Package 8-Pin Small Outline Integrated Circuit (SOIC) Notes: 1. Estimates derived from thermal simulation; actual values depend on the application. ...
Page 3
... UVLO threshold. 6 VDD Supply Voltage . Provides power to the IC. Output Logic FAN3268 (Channel A) ENA INA ( ( Note: 7. Default input signal if no external connection is made. © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 Description OUTA ENB ( ( above the UVLO DD FAN3268 (Channel B) INB OUTB (7) 0 ...
Page 4
... Block Diagram VDD 100kΩ ENA 1 INA 2 100kΩ GND 3 INB 4 100kΩ © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 VDD 100kΩ UVLO V DD_OK Figure 3. Block Diagram 4 ENB 8 OUTA 7 100kΩ VDD 6 100kΩ OUTB 5 www.fairchildsemi.com ...
Page 5
... V INx Logic High Threshold IH V Logic Hysteresis Voltage HYS © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 Parameter Human Body Model, JEDEC JESD22-A114 Charged Device Model, JEDEC JESD22-C101 Parameter =-40°C to +125°C. Currents are defined as positive into the device and ...
Page 6
... EN inputs have TTL thresholds; refer to the ENABLE section. 9. Not tested in production. 10. See the Timing Diagrams of Figure 4 and Figure 5 . Timing Diagrams Figure 4. Non-Inverting © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 (Continued) =-40°C to +125°C. Currents are defined as positive into the device and J EN from ...
Page 7
... Typical Performance Characteristics Typical characteristics are provided at T Figure 6. I (Static) vs. Supply Voltage DD Figure 8. I (1nF Load) vs. Frequency DD Figure 10. Input Thresholds vs. Supply Voltage © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 =25°C and V =12V unless otherwise noted (11) Figure 7. I Figure 9. I Figure 11 ...
Page 8
... Typical Performance Characteristics Typical characteristics are provided at T Figure 12. UVLO Threshold vs. Temperature Figure 14. Propagation Delays vs. Supply Voltage © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 =25°C and V =12V unless otherwise noted Figure 13. Propagation Delays vs. Supply Voltage Figure 15. Propagation Delays vs. Temperature Figure 16 ...
Page 9
... Typical Performance Characteristics Typical characteristics are provided at T Figure 17. Fall Time vs. Supply Voltage Figure 20. Rise/Fall Waveforms with 1nF Load © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 =25°C and V =12V unless otherwise noted Figure 18. Figure 19. Rise and Fall Times vs. Temperature Figure 21 ...
Page 10
... For any inverting inputs pulled low, non-inverting inputs pulled high, or outputs driven high, static I by the current flowing through the corresponding pull-up/down resistor shown in the block diagram in Figure 3. Test Circuit © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 =25°C and V =12V unless otherwise noted ...
Page 11
... The output pin slew rate is determined by V and the load on the output not user adjustable, but a series resistor can be added if a slower rise or fall time at the MOSFET gate is needed. © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 voltage, DD Figure 27. MillerDrive™ Output Architecture ...
Page 12
... The turn-on and turn-off current paths should be minimized. © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 Operational Waveforms Figure 28 shows startup waveforms for non-inverting channel A. At power-up, the driver output for channel A ...
Page 13
... T =board temperature in location defined in B Note 1 under Thermal Resistance table. © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0 example of a power dissipation calculation, consider an application driving two MOSFETs with a gate charge of 60nC with V frequency of 500kHz, the total power dissipation is: ...
Page 14
... FAN3122T Single 9A +9.7A / -7.1A FAN3122C Single 9A +9.7A / -7.1A Notes: 12. Typical currents with OUT at 6V and V 13. Thresholds proportional to an externally supplied reference voltage. © 2009 Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 Input (12) Threshold CMOS Single Channel of Dual-Input/Single-Output (13) External Single Non-Inverting Channel with External Reference ...
Page 15
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products. Always visit Fairchild Semiconductor’ ...
Page 16
... Fairchild Semiconductor Corporation FAN3268 • Rev. 1.0.0 16 www.fairchildsemi.com ...