C8051T610DK Silicon Laboratories Inc, C8051T610DK Datasheet - Page 26

KIT DEV FOR C8051T61X MCU'S

C8051T610DK

Manufacturer Part Number
C8051T610DK
Description
KIT DEV FOR C8051T61X MCU'S
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051T610DK

Contents
Board, daughter boards, power adapter, cables, documentation and software
Processor To Be Evaluated
C8051T61x
Interface Type
USB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
C8051T610
For Use With
336-1507 - DAUGHTER BOARD T610 24QFN SOCKET336-1506 - DAUGHTER BOARD T610 28QFN SOCKET336-1505 - DAUGHT BOARD T610 32TQFP SOCKET
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1443
C8051T610/1/2/3/4/5/6/7
26
Notes:
General
Solder Mask Design
Stencil Design
Card Assembly
Dimension
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used
5. The stencil thickness should be 0.125mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for
C1
C2
E
mask and the metal pad is to be 60m minimum, all the way around the pad.
to assure good solder paste release.
Small Body Components.
Figure 4.2. LQFP-32 Recommended PCB Land Pattern
Table 4.2. LQFP-32 PCB Land Pattern Dimesions
8.40
8.40
Min
0.80
Max
8.50
8.50
Rev 1.0
Dimension
X1
Y1
0.40
1.25
Min
Max
0.50
1.35

Related parts for C8051T610DK