EZ80F920200ZCO Zilog, EZ80F920200ZCO Datasheet - Page 22

no-image

EZ80F920200ZCO

Manufacturer Part Number
EZ80F920200ZCO
Description
KIT DEV FOR EZ80F92 W/C-COMPILER
Manufacturer
Zilog
Series
eZ80 Acclaim!®r
Type
MCUr
Datasheet

Specifications of EZ80F920200ZCO

Contents
2 Primary Boards, Hardware, Software and Documentation
For Use With/related Products
eZ80F92
For Use With
269-4661 - KIT ACC ETHERNET SMART CABLE
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
269-3162
EZ80F920200ZCO
12
Operational Description
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Notes:
1. For the sake of simplicity in describing the interface, Power and Ground nets are omitted from
2. The Power and Ground nets are connected directly to the eZ80F92 device.
3. External capacitive loads on RD, WR, IORQ, MREQ, D0–D7 and A0–A23 should be below 10pF
eZ80F92 Development Kit
User Manual
this table. The entire interface is represented in the eZ80F92 Module Schematics
through
to satisfy the timing requirements for the eZ80
either V
reduce noise sensitivity. To prevent EMI, the EZ80CLK output can be deactivated via software in
the eZ80F91’s Peripheral Power-Down Register.
DD
64.
Symbol
A6
A0
A10
A3
GND
V
A8
A7
A13
A9
A15
A14
A18
A16
A19
DD
or GND, depending on their inactive levels to reduce power consumption and to
Peripheral Bus Connector Identification—JP1*
Table 2. eZ80
Signal Direction
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
®
Development Platform
PRELIMINARY
®
CPU. All unused inputs should be pulled to
Active Level
eZ80F92 Signal
UM013904-0203
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
on pages 62
2

Related parts for EZ80F920200ZCO