YR0K42378FC000BA Renesas Electronics America, YR0K42378FC000BA Datasheet - Page 810

• Manufacturer Part Number: YR0K42378FC000BA
• Description: KIT EVAL FOR H8S/2378
• Manufacturer: Renesas Electronics America
• Series: H8®r
• Type: MCUr

Specifications of YR0K42378FC000BA

• Contents: Board
• For Use With/related Products: H8S/2378
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Section 15 Serial Communication Interface (SCI, IrDA)
1. The SCI monitors the TDRE flag in SSR, and if is 0, recognizes that data has been written to
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts
3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock
4. The SCI checks the TDRE flag at the timing for sending the MSB.
5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin maintains the
Figure 15.17 shows a sample flowchart for serial data transmission. Even if the TDRE flag is
cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1.
Make sure to clear the receive error flags to 0 before starting transmission. Note that clearing the
RE bit to 0 does not clear the receive error flags.
Rev.7.00 Mar. 18, 2009 page 742 of 1136
REJ09B0109-0700
Serial clock
Serial data
TDRE
TEND
TDR, and transfers the data from TDR to TSR.
transmission. If the TIE bit in SCR is set to 1 at this time, a TXI interrupt request is generated.
Because the TXI interrupt routine writes the next transmit data to TDR before transmission of
the current transmit data has finished, continuous transmission can be enabled.
mode has been specified and synchronized with the input clock when use of an external clock
has been specified.
of the next frame is started.
output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request
is generated. The SCK pin is fixed high.
TXI interrupt
request generated
Figure 15.16 Sample SCI Transmission Operation in Clocked Synchronous Mode
Data written to TDR
and TDRE flag
cleared to 0 in TXI
interrupt handling routine
Bit 0
Transfer direction
Bit 1
1 frame
TXI interrupt
request generated
Bit 7
Bit 0
Bit 1
Bit 6
TEI interrupt
request generated
Bit 7