PIC32MX795F512L-80I/PF Microchip Technology, PIC32MX795F512L-80I/PF Datasheet - Page 42

• Manufacturer Part Number: PIC32MX795F512L-80I/PF
• Description: IC MCU 32BIT 512KB FLASH 100TQFP
• Manufacturer: Microchip Technology
• Series: PIC® 32MXr

Specifications of PIC32MX795F512L-80I/PF

• Core Size: 32-Bit
• Program Memory Size: 512KB (512K x 8)
• Core Processor: MIPS32® M4K™
• Speed: 80MHz
• Connectivity: CAN, Ethernet, I²C, SPI, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 85
• Program Memory Type: FLASH
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 2.3 V ~ 3.6 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP
• Controller Family/series: PIC32
• Ram Memory Size: 128KB
• Cpu Speed: 80MHz
• No. Of Timers: 5
• Interface: CAN, I2C, SPI, UART, USB
• No. Of Pwm Channels: 5
• Embedded Interface Type: CAN, I2C, SPI, UART, USB
• Rohs Compliant: Yes
• Processor Series: PIC32MX7xx
• Core: MIPS
• 3rd Party Development Tools: 52713-733, 52714-737
• Development Tools By Supplier: PG164130, DV164035, DV244005
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

PIC32MX5XX/6XX/7XX
TABLE 3-2:
DS61156B-page 42
Note 1:
Register
Number
17-22
25-29
0-6
10
11
12
12
12
12
13
14
15
15
16
16
16
16
23
24
30
31
7
8
9
2:
Registers used in exception processing.
Registers used during debug.
Register
Name
Reserved
HWREna
BadVAddr
Count
Reserved
Compare
Status
IntCtl
SRSCtl
SRSMap
Cause
EPC
PRId
EBASE
Config
Config1
Config2
Config3
Reserved
Debug
DEPC
Reserved
ErrorEPC
DESAVE
(1)
(1)
(1)
CO-PROCESSOR 0 REGISTERS
(1)
(2)
(1)
(2)
(1)
(1)
(2)
(1)
(1)
(1)
Function
Reserved in the PIC32MX5XX/6XX/7XX family core.
Enables access via the RDHWR instruction to selected hardware registers.
Reports the address for the most recent address-related exception.
Processor cycle count.
Reserved in the PIC32MX5XX/6XX/7XX family core.
Timer interrupt control.
Processor status and control.
Interrupt system status and control.
Shadow register set status and control.
Provides mapping from vectored interrupt to a shadow set.
Cause of last general exception.
Program counter at last exception.
Processor identification and revision.
Exception vector base register.
Configuration register.
Configuration register 1.
Configuration register 2.
Configuration register 3.
Reserved in the PIC32MX5XX/6XX/7XX family core.
Debug control and exception status.
Program counter at last debug exception.
Reserved in the PIC32MX5XX/6XX/7XX family core.
Program counter at last error.
Debug handler scratchpad register.
Preliminary
 2009 Microchip Technology Inc.