ST10F272M-4T3 STMicroelectronics, ST10F272M-4T3 Datasheet - Page 45

• Manufacturer Part Number: ST10F272M-4T3
• Description: MCU 16BIT 256K FLASH 144-LQFP
• Manufacturer: STMicroelectronics
• Series: ST10r

Specifications of ST10F272M-4T3

• Core Processor: ST10
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: ASC, CAN, EBI/EMI, I²C, SSC, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 111
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 20K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 24x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 144-MQFP, 144-PQFP
• Processor Series: ST10F27x
• Core: ST10
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

ST10F272M
7
The CPU includes a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated
SFRs. Additional hardware has been added for a separate multiply and divide unit, a bit-mask generator
and a barrel shifter.
Most of the ST10F272M’s instructions can be executed in one instruction cycle which requires 50 ns at
40 MHz CPU clock. For example, shift and rotate instructions are processed in one instruction cycle
independent of the number of bits to be shifted.
Multiple-cycle instructions have been optimized: branches are carried out in 2 cycles, 16 x 16-bit
multiplication in 5 cycles and a 32-/16-bit division in 10 cycles.
The jump cache reduces the execution time of repeatedly performed jumps in a loop, from 2 cycles to
1 cycle.
The CPU uses a bank of 16 word registers to run the current context. This bank of general purpose
registers (GPR) is physically stored within the on-chip internal RAM (IRAM) area. A context pointer (CP)
register determines the base address of the active register bank to be accessed by the CPU.
The number of register banks is only restricted by the available internal RAM space. For easy parameter
passing, a register bank may overlap others.
A system stack of up to 2048 bytes is provided as a storage for temporary data. The system stack is
allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register.
Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon
each stack access for the detection of a stack overflow or underflow.
Figure 7.
Flash memory
256 Kbyte
Central processing unit (CPU)
CPU block diagram (MAC unit not included)
32
Exec. unit
Instr. Ptr
Data pg. ptrs
SYSCON
STKOV
STKUN
BUSCON 0
BUSCON 1
BUSCON 2
BUSCON 3
BUSCON 4
pipeline
PSW
4-stage
SP
Code seg. ptr.
Bit-mask gen.
ADDRSEL 1
ADDRSEL 2
ADDRSEL 3
ADDRSEL 4
Mul./div.-HW
Barrel-shift
CPU
16-bit
MDH
MDL
ALU
CP
General
registers
purpose
R15
R0
Central processing unit (CPU)
16
16
2 Kbyte
internal
Bank
Bank
Bank
RAM
n
0
i
45/176