M30620FCAFP#U5 Renesas Electronics America, M30620FCAFP#U5 Datasheet - Page 490

IC M16C MCU FLASH 100QFP

M30620FCAFP#U5

Manufacturer Part Number
M30620FCAFP#U5
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30620FCAFP#U5

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-QFP
Package
100PQFP
Family Name
M16C
Maximum Speed
16 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
87
Interface Type
SIM/UART
On-chip Adc
10-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
11
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP
Manufacturer:
QFP
Quantity:
513
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP
Quantity:
1 640
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30620FCAFP#U5M30620FCAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Multiple Interrupts
2.14.2 Multiple Interrupts Operation
The state when control branched to an interrupt routine is described below:
Setting the interrupt enable flag (I flag) to “1” within an interrupt routine allows an interrupt request as-
signed a priority higher than the IPL to be accepted.
An interrupt request that is not accepted because of low priority will be held. If the condition following is
met when the REIT instruction returns the IPL and the interrupt priority is determined, then the interrupt
request being held is accepted.
Figure 2.14.6 shows the example of the multiple interrupts operation.
· The interrupt enable flag (I flag) is set to “0” (the interrupt is disabled).
· The interrupt request bit of the accepted interrupt is set to “0”.
· The processor interrupt priority level (IPL) is assigned to the same interrupt priority level as as
Interrupt priority level of the interrupt request being held
signed to the accepted interrupt.
>
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Returned the IPL
M16C / 62A Group
Mitsubishi microcomputers
2-171

Related parts for M30620FCAFP#U5