UPD70F3735GK-GAK-AX Renesas Electronics America, UPD70F3735GK-GAK-AX Datasheet - Page 378

• Manufacturer Part Number: UPD70F3735GK-GAK-AX
• Description: MCU 32BIT V850ES/JX3-L 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3735GK-GAK-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 20MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 66
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Data Converters: A/D 8x10b, D/A 1x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JF3-L
9.4
9.4.1
TM0CTL0.TM0CE bit is set to 1.
the count clock, and the counter starts counting.
0000H and a compare match interrupt request signal (INTTM0EQ0) is generated.
R01UH0017EJ0400 Rev.4.00
Sep 30, 2010
Caution Do not set the TM0CMP0 register to FFFFH.
In the interval timer mode, an interrupt request signal (INTTM0EQ0) is generated at the specified interval if the
When the TM0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with
When the count value of the 16-bit counter matches the value of the TM0CMP0 register, the 16-bit counter is cleared to
The interval can be calculated by the following expression.
Interval = (Set value of TM0CMP0 register + 1) × Count clock cycle
Operation
Interval timer mode
INTTM0EQ0 signal
TM0CMP0 register
Count clock
selection
16-bit counter
TM0CE bit
FFFFH
0000H
TM0CE bit
Figure 9-3. Basic Timing of Operation in Interval Timer Mode
Interval (D + 1)
Figure 9-2. Configuration of Interval Timer
D
TM0CMP0 register
16-bit counter
Interval (D + 1)
Clear
D
CHAPTER 9 16-BIT INTERVAL TIMER M (TMM)
Match signal
D
Interval (D + 1)
D
Interval (D + 1)
INTTM0EQ0 signal
D
Page 362 of 816