HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 454

• Manufacturer Part Number: HD64F2623FA20J
• Description: IC H8S MCU FLASH 256K 100-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of HD64F2623FA20J

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 12K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Section 13 Serial Communication Interface (SCI)
13.2.5
SMR is an 8-bit register used to set the SCI’s serial transfer format and select the baud rate
generator clock source.
SMR can be read or written to by the CPU at all times.
SMR is initialized to H'00 by a reset and in hardware standby mode. It retains its previous state in
module stop mode, software standby mode, watch mode, subactive mode, and subsleep mode.
Bit 7—Communication Mode (C/A A A A ): Selects asynchronous mode or clocked synchronous mode
as the SCI operating mode.
Bit 7
C/A A A A
0
1
Bit 6—Character Length (CHR): Selects 7 or 8 bits as the data length in asynchronous mode. In
clocked synchronous mode, a fixed data length of 8 bits is used regardless of the CHR setting.
Bit 6
CHR
0
1
Note:
Bit 5—Parity Enable (PE): In asynchronous mode, selects whether or not parity bit addition is
performed in transmission, and parity bit checking in reception. In clocked synchronous mode
with a multiprocessor format, parity bit addition and checking is not performed, regardless of the
PE bit setting.
Rev. 5.00 Jan 10, 2006 page 428 of 1042
REJ09B0275-0500
Bit
Initial value
R/W
* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted, and it is not
Serial Mode Register (SMR)
possible to choose between LSB-first or MSB-first transfer.
Description
Asynchronous mode
Clocked synchronous mode
Description
8-bit data
7-bit data *
:
:
:
R/W
C/A
7
0
CHR
R/W
6
0
R/W
PE
5
0
R/W
O/E
4
0
STOP
R/W
3
0
R/W
MP
2
0
CKS1
R/W
1
0
(Initial value)
(Initial value)
CKS0
R/W
0
0