HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 573

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 14—Bus Off Interrupt Mask (IMR6): Enables or disables bus off interrupt requests caused
by the transmit error counter.
Bit 13—Error Passive Interrupt Mask (IMR5): Enables or disables error passive interrupt
requests caused by the transmit/receive error counter.
Bit 12—Receive Overload Warning Interrupt Mask (IMR4): Enables or disables error warning
interrupt requests caused by the receive error counter.
Bit 11—Transmit Overload Warning Interrupt Mask (IMR3): Enables or disables error
warning interrupt requests caused by the transmit error counter.
Bit 14
IMR6
0
1
Bit 13
IMR5
0
1
Bit 12
IMR4
0
1
Bit 11
IMR3
0
1
Description
Bus off interrupt request (ERS0) to CPU by IRR6 enabled
Bus off interrupt request (ERS0) to CPU by IRR6 disabled
Description
Error passive interrupt request (ERS0) to CPU by IRR5 enabled
Error passive interrupt request (ERS0) to CPU by IRR5 disabled
Description
REC error warning interrupt request (OVR0) to CPU by IRR4 enabled
REC error warning interrupt request (OVR0) to CPU by IRR4 disabled
Description
TEC error warning interrupt request (OVR0) to by IRR3 CPU enabled
TEC error warning interrupt request (OVR0) to by IRR3 CPU disabled
Section 15 Controller Area Network (HCAN)
Rev. 5.00 Jan 10, 2006 page 547 of 1042
REJ09B0275-0500
(Initial value)
(Initial value)
(Initial value)
(Initial value)

Related parts for HD64F2623FA20J