HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 993

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
TCSR0—Timer Control/Status Register 0
Notes: TCSR is write-protected by a password to prevent accidental overwriting. For details see
Bit
Initial value
Read/Write
section 12.2.5, Notes on register access.
* Can only be written with 0 for flag clearing.
Overflow flag
0 [Clearing conditions]
1
:
:
:
When 0 is written to OVF after reading TCSR when OVF = 1
[Setting condition]
When TCNT overflows (changes from H'FF to H'00)
When internal reset request generation is selected in watchdog timer mode, OVF is
cleared automatically by the internal reset
R/(W)*
OVF
Timer mode select
Note: * For details of the case where TCNT overflows in watchdog timer mode,
7
0
0 Interval timer mode: Sends the CPU an interval timer interrupt request
1
(WOVI) when TCNT overflows
Watchdog timer mode: Generates the WDTOVF signal when TCNT overflows *
see section 12.2.3, Reset Control/Status Register (RSTCSR).
WT/IT
R/W
Timer enable
6
0
0 TCNT is initialized to H'00 and halted
1
TCNT counts
TME
R/W
5
0
Clock select
Note: * The overflow period is the time from when TCNT
CKS2
0
1
CKS2
starts counting up until overflow occurs.
4
1
0
1
0
1
CKS2
H'FF74 (W), H'FF74 (R)
Rev. 5.00 Jan 10, 2006 page 967 of 1042
0
1
0
1
0
1
0
1
3
1
/2 (Initial value)
/64
/128
/512
/2048
/8192
/32768
/131072
Appendix B Internal I/O Register
Clock
CKS2
R/W
2
0
CKS1
25.6 s
819.2 s
1.6 ms
6.6 ms
26.2 ms
104.9 ms
419.4 ms
1.68 s
R/W
(when ø = 20 MHz)
REJ09B0275-0500
Overflow Period *
1
0
CKS0
R/W
0
0
WDT0

Related parts for HD64F2623FA20J