ATMEGA2560R231-CU Atmel, ATMEGA2560R231-CU Datasheet - Page 290

• Manufacturer Part Number: ATMEGA2560R231-CU
• Description: BUNDLE ATMEGA2560/RF231 PBGA
• Manufacturer: Atmel

Specifications of ATMEGA2560R231-CU

• Frequency: 2.4GHz
• Modulation Or Protocol: 802.15.4 Zigbee, 6LoWPAN, RF4CE, SP100, WirelessHART™, ISM
• Data Interface: PCB, Surface Mount
• Memory Size: 256kB Flash, 4kB EEPROM, 8kB RAM
• Antenna Connector: PCB, Surface Mount
• Package / Case: 100-CBGA and 32-QFN
• Processor Series: ATMEGA256x
• Core: AVR8
• Data Bus Width: 8 bit
• Program Memory Type: Flash
• Program Memory Size: 256 KB
• Data Ram Size: 8 KB
• Development Tools By Supplier: ATAVRRZ541, ATAVRRAVEN, ATAVRRZRAVEN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Voltage - Supply: -
• Power - Output: -
• Operating Temperature: -
• Applications: -
• Sensitivity: -
• Data Rate - Maximum: -
• Current - Transmitting: -
• Current - Receiving: -
• Lead Free Status / Rohs Status: Details

25.8.2
2549M–AVR–09/10
ADCSRB – ADC Control and Status Register B
• Bit 5 – ADLAR: ADC Left Adjust Result
The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register.
Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the
ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conver-
sions. For a complete description of this bit, see
page
• Bits 4:0 – MUX4:0: Analog Channel and Gain Selection Bits
The value of these bits selects which combination of analog inputs are connected to the ADC.
See
in effect until this conversion is complete (ADIF in ADCSRA is set).
• Bit 3 – MUX5: Analog Channel and Gain Selection Bit
This bit is used together with MUX4:0 in ADMUX to select which combination in of analog inputs
are connected to the ADC. See
the change will not go in effect until this conversion is complete.
This bit is not valid for ATmega1281/2561.
Table 25-4.
Bit
(0x7B)
Read/Write
Initial Value
000000
000001
000010
000011
000100
000101
000110
000111
MUX5:0
Table 25-4
294.
Input Channel Selections
ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
ADC6
ADC7
Single Ended
for details. If these bits are changed during a conversion, the change will not go
R
7
–
0
Input
ACME
R/W
6
0
Table 25-4
ATmega640/1280/1281/2560/2561
Positive Differential
R
5
–
0
Input
for details. If this bit is changed during a conversion,
R
4
–
0
“ADCL and ADCH – The ADC Data Register” on
MUX5
R/W
3
0
ADTS2
Negative Differential
R/W
N/A
2
0
Input
ADTS1
R/W
1
0
ADTS0
R/W
0
0
ADCSRB
Gain
290