TRC101 RFM, TRC101 Datasheet - Page 3

• Manufacturer Part Number: TRC101
• Description: RFIC TRANCEIVER MULTI-CHANNEL FS
• Manufacturer: RFM
• Series: TRCr

Specifications of TRC101

• Frequency: 300MHz ~ 1GHz
• Data Rate - Maximum: 256kbps
• Modulation Or Protocol: FSK
• Applications: General Purpose
• Power - Output: 8dBm
• Sensitivity: -105dBm
• Voltage - Supply: 2.2 V ~ 5.4 V
• Current - Receiving: 17mA
• Current - Transmitting: 28mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 16-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Other names: 583-1093-2

1. Pin Configuration
1.1 Pin Descriptions
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
www.RFM.com
©by RF Monolithics, Inc.
Name
SDI
SCK
nCS
SDO
nIRQ
Data/nFSel
CR/FINT/FCAP
ClkOut
Xtal/Ref
nRESET
GND
RF_P
RF_N
VDD
RSSIA
nINT/DDet
Email: [e-mail]
Description
SPI Data In
SPI Data Clock
Chip Select Input – Selects the chip for an SPI data transaction. The pin must be pulled ‘low’ for a 16-
bit read or write function. See Figure 6 for timing specifications.
SPI Data Out
Interrupt Request Output - The receiver will generate an active low interrupt request for the
microcontroller on the following events:
· The TX register is ready to receive the next byte
· The FIFO has received the preprogrammed amount of bits
· Power-on reset
· FIFO overflow/TX register underrun
· Wake-up timer timeout
· Negative pulse on the interrupt input pin nINT
· Supply voltage below the preprogrammed value is detected
Data In – When the internal TX register is not used, this pin may be used to manually modulate data
from an external host processor. If the internal TX register is enabled, this pin must be pulled “High”.
When using the internal Rx FIFO, this pin must be pulled “Low” to select the FIFO. This pin is used to
select the internal registers when reading and writing.
Data Out – When the internal FIFO is not used this pin is used in conjunction with pin 7 (Recovered
Clock) to receive data.
FIFO Select – When reading the FIFO, this pin selects the FIFO and the first bit appears on the next
clock. Use this pin in conjunction with Pin 7.
Recovered Clock Output – When the digital filter is used (Baseband Filter Register, Bit [4]) and FIFO
disabled (Configuration Register, Bit [6]), this pin provides the recovered clock from the incoming data.
FIFO INT – When the internal FIFO is enabled (Configuration Register, Bit [6]), this pin acts as a FIFO
Full interrupt indicating that the FIFO has filled to its pre-programmed limit (FIFO Configuration Register,
Bit [7..4]).
External Data Filter Capacitor – When the Analog filter is used (Baseband Filter Register, Bit [4]), this
pin is the raw baseband data that may be used by a host processor for data recovery. The external
capacitor forms a simple lowpass filter with an internal 10KOhm series resistor. The capacitor value
may be chosen for a Max data rate up to 256kbps.
Optional host processor Clock Output
Xtal - Connects to a 10MHz series crystal or an external oscillator reference.
integrated load capacitor (See Configuration Register) in order to minimize the external component
count. The crystal is used as the reference for the PLL, which generates the local oscillator frequency.
The accuracy requirements for production tolerance, temperature drift and aging can be determined
from the maximum allowable local oscillator frequency error. Whenever a low frequency error is
essential for the application, it is possible to “pull” the crystal to the accurate frequency by changing the
load capacitor value.
Ext Ref – An external reference, such as an oscillator, may be connected as a reference source.
Connect through a .01uF capacitor.
Reset Output with internal pull-up
System Ground
RF Diff I/O
RF Diff I/O
Supply Voltage
Analog RSSI Output – The Analog RSSI can be used to determine the actual signal strength. The
response and settling time depends on an external filter capacitor. Typically, a 1000pF capacitor will
provide optimum response time for most applications.
nINT – This pin may be configured as an active low external interrupt to the chip. When a logic ‘0’ is
applied to this pin, it causes the nIRQ pin (5) to toggle, signaling an interrupt to an external processor.
Reading the first four (4) bits of the status register tells the source of the interrupt. This pin may be used
as a wake-up event from sleep.
Valid Data Detector Output– This pin may be configured to indicate Valid Data when the synchronous
CR/FINT/FCAP
DATA/nFSEL
CLKOUT
nCS
SDO
SCK
IRQ
SDI
5
6
7
8
1
2
3
4
TOP VIEW
TRC101
16
15
14
13
12
11
10
9
nINT/DDET
RSSIA
VDD
RF_N
RF_P
GND
RESET
Xtal/Ref
The circuit contains an
TRC101 - 4/8/08
Page 3 of 42