XRT94L43IB-F Exar Corporation, XRT94L43IB-F Datasheet - Page 65

no-image

XRT94L43IB-F

Manufacturer Part Number
XRT94L43IB-F
Description
IC MAPPER SONET/SDH OC12 516BGA
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT94L43IB-F

Applications
Network Switches
Interface
Bus
Voltage - Supply
2.5V, 3.3V
Package / Case
516-BBGA
Mounting Type
Surface Mount
Product
Mapper
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT94L43IB-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT94L43IB-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
XRT94L43
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION
P
G24
IN
#
STS3TxA_D_1_3
TxSBDATA_3
DS3/E3/
STS1DATA_IN_5
S
IGNAL
N
AME
I/O
I
S
T
IGNAL
TTL
YPE
Transmit STS-3/STM-1 Telecom Bus - Channel 1 - Input Data Bus
Pin Number 3/DS3/E3 Framer or Receive STS-1 TOH Processor
block line interface input Pin - Channel 5:
The function of this pin depends upon whether or not the STS-3/
STM-1 Telecom Bus Interface, associated with Channel 1 is enabled.
If STS-3/STM-1 Telecom Bus (Channel 1) has been enabled -
STS-3/STM-1 Transmit Telecom Bus - Input Data Bus Pin Num-
ber 3: STS3TxA_D_1_3:
This input pin along with STS3TxA_D_1[7:4] and STS3TxA_D_1[2:0]
function as the STS-3/STM-1 Transmit (Add) Telecom Bus - Input
Data Bus for Channel 1. The STS-3/STM-1 Telecom Bus interface
will sample and latch this pin upon the falling edge of
STS3TxA_CLK_1.
If STS-3/STM-1 Telecom Bus (Channel 1) is disabled - DS3/E3/
STS1_DATA_IN - DS3/E3/STS-1 Line Interface Data Input - Chan-
nel 5:
This input accepts single-rail, recovered DS3, E3 or STS-1 data
(from a DS3/E3/STS-1 LIU IC). This input pin should be connected to
the RPOS output of the DS3/E3/STS-1 LIU IC (corresponding to
channel 5).
By default, the data that is applied to this input pin will be latched into
the XRT94L43 upon the falling edge of the DS3/E3/STS1_CLK_IN_5
signal pin number F23.
For DS3/E3 Applications
The XRT94L43 can be configured to latch this input signal upon the
rising edge of the DS3/E3/STS1_CLK_IN_5 signal by setting Bit 1
(DS3/E3/STS1_CLK_IN Invert), within the I/O Control Register -
Channel 5 (Indirect Address = 0x6E, 0x01), (Direct Address =
0x6F01) to a "1".
For STS-1 Applications
The XRT94L43 can not be configured to sample the DS3/E3/
STS1_DATA_IN_5 signal upon the rising edge of DS3/E3/
STS1_CLK_IN_5.
59
D
ESCRIPTION
REV. 1.0.2

Related parts for XRT94L43IB-F