XRT94L43IB-F Exar Corporation, XRT94L43IB-F Datasheet - Page 97

no-image

XRT94L43IB-F

Manufacturer Part Number
XRT94L43IB-F
Description
IC MAPPER SONET/SDH OC12 516BGA
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT94L43IB-F

Applications
Network Switches
Interface
Bus
Voltage - Supply
2.5V, 3.3V
Package / Case
516-BBGA
Mounting Type
Surface Mount
Product
Mapper
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT94L43IB-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT94L43IB-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION
XRT94L43
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
P
V23
IN
#
STS3RxD_PL_2
TAOS_2
S
IGNAL
N
AME
I/O
O
S
CMOS STS-3/STM-1 Receive (Drop) Telecom Bus - Payload Indicator Out-
T
IGNAL
YPE
put Signal - Channel 2/TAOS_2 (General Purpose) output Pin - Chan-
nel 2:
The function of this output pin depends upon whether or not theSTS-3/
STM-1 Telecom Bus Interface block associated with Channel 2 has been
enabled or disabled.
If the STS-3/STM-1 Telecom Bus Interface (associated with Channel
2) is enabled - STS-3/STS-1 Receive (Drop) Telecom Bus - Payload
Indicator Output - STS3RxD_PL_2:
This output pin indicates whether or not Transport Overhead bytes are
being output via the STS3RXD_D_2[7:0] output pins.
This output pin is pulled "Low" for the duration that the STS-3/STM-1
Receive Telecom Bus is transmitting a Transport Overhead byte via the
STS3RXD_D_2[7:0] output pins.
Conversely, this output pin is pulled "High" for the duration that the STS-
3/STM-1 Receive Telecom Bus is transmitting something other than a
Transport Overhead byte via the STS3RXD_D_2[7:0] output pins.
If the STS-3/STM-1 Telecom Bus Interface (associated with Channel
2) is disabled - TAOS_2 (General Purpose) output Pin - Channel 2:
This output pin can be used as a general purpose output pin.
The state of this output pin can be controlled by writing the appropriate
value into Bit 4 (TAOS) within the Line Interface Drive Register associ-
ated with Channel 2 (Indirect Address = 0x3E, 0x80), (Direct Address =
0x3F80).
N
OTE
: For Product Legacy purposes, this pin is called TAOS_2 because
one possible application is to tie this output pin to an TAOS
(Transmit All Ones) input pin from one of Exar's XRT73L0X/
XRT75L0X DS3/E3/STS-1 LIU devices. However, this output pin,
and the corresponding register bit can be used for any purpose.
91
D
ESCRIPTION
REV. 1.0.2

Related parts for XRT94L43IB-F