ADSP-21161NKCA-100 Analog Devices Inc, ADSP-21161NKCA-100 Datasheet - Page 52

no-image

ADSP-21161NKCA-100

Manufacturer Part Number
ADSP-21161NKCA-100
Description
IC, FLOAT-PT DSP, 32BIT, 100MHZ, MBGA225
Manufacturer
Analog Devices Inc
Series
SHARCr
Type
Fixed/Floating Pointr
Datasheet

Specifications of ADSP-21161NKCA-100

No. Of Bits
32 Bit
Frequency
100MHz
Supply Voltage
1.8V
Embedded Interface Type
HPI, SPI
No. Of I/o's
12
Supply Voltage Range
1.71V To 1.89V, 3.13V To 3.47V
Rohs Status
RoHS non-compliant
Interface
Host Interface, Link Port, Serial Port
Clock Rate
100MHz
Non-volatile Memory
External
On-chip Ram
128kB
Voltage - I/o
3.30V
Voltage - Core
1.80V
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
225-MBGA, 225-Mini-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
ADSP-21161NKCA100

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21161NKCA-100
Manufacturer:
ADI
Quantity:
2
Part Number:
ADSP-21161NKCA-100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21161NKCA-100
Manufacturer:
AD
Quantity:
1 000
Part Number:
ADSP-21161NKCA-100
Manufacturer:
ADI
Quantity:
85
Part Number:
ADSP-21161NKCA-100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-21161N
Table 37. SPI Interface Protocol — Slave Switching and Timing
1
2
Parameter
Timing Requirements
t
t
t
t
t
t
t
t
Switching Characteristics
t
t
t
t
t
t
When CPHASE = 0 and baud rate is greater than 1, t
Applies to the first deassertion of SPIDS only.
SPICLKS
SPICHS
SPICLS
SDSCO
HDS
SSPIDS
HSPIDS
SDPPW
DSOE
DSDHI
DDSPIDS
HDSPIDS
HDLSBS
DSOV
2
1
1
Serial Clock Cycle
Serial Clock High Period
Serial Clock Low Period
SPIDS Assertion to First SPICLK Edge
CPHASE = 0
CPHASE = 1
Last SPICLK Edge to SPIDS Not Asserted
CPHASE = 0
Data Input Valid to SPICLK Edge (Data Input Set-up Time)
SPICLK Last Sampling Edge to Data Input Not Valid
SPIDS Deassertion Pulsewidth (CPHASE = 0)
SPIDS Assertion to Data Out Active
SPIDS Deassertion to Data High Impedance
SPICLK Edge to Data Out Valid (Data Out Delay Time)
SPICLK Edge to Data Out Not Valid (Data Out Hold Time)
SPICLK Edge to Last Bit Out Not Valid
(Data Out Hold Time) for LSB
SPIDS Assertion to Data Out Valid (CPHASE = 0)
HDLSBS
affects the length of the last bit transmitted.
Rev. B | Page 52 of 60 | November 2009
0.5t
Min
8t
4t
4t
3.5t
1.5t
0
0
t
t
2
1.5
0.25t
CCLK
CCLK
CCLK
CCLK
CCLK
CCLK
CCLK
SPICLK
+1
CCLK
–4
–4
+8
+8
+4.5t
+3
CCLK
Max
0.5t
0.5t
0.75t
1.5t
CCLK
CCLK
CCLK
CCLK
+5.5
+5.5
+7
+3
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADSP-21161NKCA-100