ADSP-21161NKCA-100 Analog Devices Inc, ADSP-21161NKCA-100 Datasheet - Page 54

no-image

ADSP-21161NKCA-100

Manufacturer Part Number
ADSP-21161NKCA-100
Description
IC, FLOAT-PT DSP, 32BIT, 100MHZ, MBGA225
Manufacturer
Analog Devices Inc
Series
SHARCr
Type
Fixed/Floating Pointr
Datasheet

Specifications of ADSP-21161NKCA-100

No. Of Bits
32 Bit
Frequency
100MHz
Supply Voltage
1.8V
Embedded Interface Type
HPI, SPI
No. Of I/o's
12
Supply Voltage Range
1.71V To 1.89V, 3.13V To 3.47V
Rohs Status
RoHS non-compliant
Interface
Host Interface, Link Port, Serial Port
Clock Rate
100MHz
Non-volatile Memory
External
On-chip Ram
128kB
Voltage - I/o
3.30V
Voltage - Core
1.80V
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
225-MBGA, 225-Mini-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
ADSP-21161NKCA100

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-21161NKCA-100
Manufacturer:
ADI
Quantity:
2
Part Number:
ADSP-21161NKCA-100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21161NKCA-100
Manufacturer:
AD
Quantity:
1 000
Part Number:
ADSP-21161NKCA-100
Manufacturer:
ADI
Quantity:
85
Part Number:
ADSP-21161NKCA-100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-21161N
JTAG Test Access Port and Emulation
Table 38. JTAG Test Access Port and Emulation
1
2
Parameter
Timing Requirements
t
t
t
t
t
t
Switching Characteristics
t
t
System Inputs = DATA47–16, ADDR23–0, RD, WR, ACK, RPBA, SPIDS, EBOOT, LBOOT, DMAR2–1, CLK_CFG1–0, CLKDBL, CS, HBR, SBTS, ID2–0, IRQ2–0, RESET,
System Outputs = BMS, MISO, MOSI, SPICLK, DxA, DxB, SCLKx, FSx, LxDAT7–0, LxCLK, LxACK, DATA47–16, SDWE, ACK, HBG, RAS, CAS, SDCLK1–0, SDCKE,
TCK
STAP
HTAP
SSYS
HSYS
TRSTW
DTDO
DSYS
BMS, MISO, MOSI, SPICLK, DxA, DxB, SCLKx, FSx, LxDAT7–0, LxCLK, LxACK, SDWE, HBG, RAS, CAS, SDCLK0, SDCKE, BRST, BR6–1, PA, MS3–0, FLAG11–0.
BRST, RD, WR, BR6–1, PA, MS3–0, ADDR23–0, FLAG11–0, DMAG2–1, DQM, REDY, CLKOUT, SDA10, TIMEXP, EMU, BMSTR, RSTOUT.
TCK Period
TDI, TMS Setup Before TCK High
TDI, TMS Hold After TCK High
System Inputs Setup Before TCK Low
System Inputs Hold After TCK Low
TRST Pulsewidth
TDO Delay from TCK Low
System Outputs Delay After TCK Low
TCK
TMS
TDO
SYSTEM
OUTPUTS
INPUTS
TDI
SYSTEM
t
DTDO
Figure 37. JTAG Test Access Port and Emulation
Rev. B | Page 54 of 60 | November 2009
1
t
1
2
TCK
t
DSYS
t
STAP
t
HTAP
t
SSYS
Min
t
5
6
2
15
4t
CK
CK
t
HSYS
Max
13
30
Unit
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ADSP-21161NKCA-100