PN5120A0HN/C2,551 NXP Semiconductors, PN5120A0HN/C2,551 Datasheet - Page 19

• Manufacturer Part Number: PN5120A0HN/C2,551
• Description: IC TRANSMISSION MOD 40-HVQFN
• Manufacturer: NXP Semiconductors

Specifications of PN5120A0HN/C2,551

• Rf Type: Read / Write
• Frequency: 13.56MHz
• Features: ISO14443-A, ISO14443-B
• Package / Case: 40-VFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
PN512
Product data sheet
COMPANY PUBLIC
9.1.1 Register bit behavior
Table 14.
Depending on the functionality of a register, the access conditions to the register can vary.
In principle bits with same behavior are grouped in common registers. In
access conditions are described.
Table 15.
Addr
(hex)
7
8
9
A
B
C-F
Abbreviation Behavior
r/w
dy
r
w
RFU
RFT
Register Name
VersionReg
AnalogTestReg
TestDAC1Reg
TestDAC2Reg
TestADCReg
RFT
PN512 registers overview
Behavior of register bits and its designation
read and write These bits can be written and read by the μ-Controller. Since they
dynamic
read only
write only
-
-
All information provided in this document is subject to legal disclaimers.
Rev. 3.6 — 10 March 2011
Function
Shows the version
Controls the pins AUX1 and AUX2
Defines the test value for the TestDAC1
Defines the test value for the TestDAC2
Shows the actual value of ADC I and Q
Reserved for production tests
Description
are used only for control means, there content is not influenced by
internal state machines, e.g. the PageSelect-Register may be
written and read by the μ-Controller. It will also be read by internal
state machines, but never changed by them.
These bits can be written and read by the μ-Controller.
Nevertheless, they may also be written automatically by internal
state machines, e.g. the Command-Register changes its value
automatically after the execution of the actual command.
These registers hold bits, which value is determined by internal
states only, e.g. the CRCReady bit can not be written from
external but shows internal states.
Reading these registers returns always ZERO.
These registers are reserved for future use.
In case of a PN512 Version V1.2 (VersionReg = 82h) a read
access to these registers returns always the value “0”.
Nevertheless this is not guaranteed for future chips versions
where the value is undefined. In case of a write access, it is
recommended to write always the value “0”.
These registers are reserved for production tests and shall not be
changed.
111336
…continued
Transmission module
© NXP B.V. 2011. All rights reserved.
Table 15
PN512
19 of 125
the